• This repository has been archived on 20/Aug/2024
  • Stars
    star
    720
  • Rank 62,908 (Top 2 %)
  • Language
    Scala
  • License
    Apache License 2.0
  • Created almost 10 years ago
  • Updated 3 months ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Flexible Intermediate Representation for RTL

This project is in maintenance mode

Pull Requests should only be made for bug fixes against versions 1.6 and below (Chisel 3.6 and below).

Please see CIRCT for the next generation FIRRTL compiler. Also see Chisel.


FIRRTL


Join the chat at https://gitter.im/freechipsproject/firrtl Build Status Mergify Status

Flexible Internal Representation for RTL

Firrtl is an intermediate representation (IR) for digital circuits designed as a platform for writing circuit-level transformations. This repository consists of a collection of transformations (written in Scala) which simplify, verify, transform, or emit their input circuit.

A Firrtl compiler is constructed by chaining together these transformations, then writing the final circuit to a file.

For a detailed description of Firrtl's intermediate representation, see the FIRRTL Language Specification (source).

Wiki Pages and Tutorials

Useful information is on our wiki, located here:

Some important pages to read, before writing your own transform:

To write a Firrtl transform, please start with the tutorial here: src/main/scala/tutorial. To run these examples:

sbt assembly
./utils/bin/firrtl -td regress -i regress/RocketCore.fir --custom-transforms tutorial.lesson1.AnalyzeCircuit
./utils/bin/firrtl -td regress -i regress/RocketCore.fir --custom-transforms tutorial.lesson2.AnalyzeCircuit

Other Tools

Installation Instructions

Disclaimer: The installation instructions should work for OSX/Linux machines. Other environments may not be tested.

Prerequisites
  1. If not already installed, install verilator (Requires at least v3.886)
  2. If not already installed, install yosys (Requires at least v0.8)
  3. If not already installed, install sbt (Recommend v1.6.2)
Installation
  1. Clone the repository: git clone https://github.com/freechipsproject/firrtl.git && cd firrtl
  2. Compile firrtl: sbt compile
  3. Run tests: sbt test
  4. Build executable (utils/bin/firrtl): sbt assembly
    • Note: You can add utils/bin to your path to call firrtl from other processes
  5. Publish this version locally in order to satisfy other tool chain library dependencies:
sbt publishLocal
Useful sbt Tips
  1. Run a single test suite: sbt "testOnly firrtlTests.UnitTests"
  2. Continually execute a command: sbt ~compile
  3. Only invoke sbt once:
sbt
> compile
> test
Use scalafix to remove unused import and deprecated procedure syntax
  1. Remove unused import:
sbt "firrtl/scalafix RemoveUnused"
  1. Remove deprecated procedure syntax
sbt "firrtl/scalafix ProcedureSyntax"
Using Firrtl as a commandline tool
utils/bin/firrtl -i regress/rocket.fir -o regress/rocket.v -X verilog // Compiles rocket-chip to Verilog
utils/bin/firrtl --help // Returns usage string
Using the JQF Fuzzer

The build.sbt defines the fuzzer/jqfFuzz and fuzzer/jqfRepro tasks. These can be used to randomly generate and run test cases and reproduce failing test cases respectively. These tasks are Scala implementations of the FuzzGoal and ReproGoal of the JQF maven plugin and should be functionally identical.

The format for the arguments to jqfFuzz are as follows:

sbt> fuzzer/jqfFuzz <testClassName> <testMethodName> <otherArgs>...

The available options are:

  --classpath <value>       the classpath to instrument and load the test class from
  --outputDirectory <value> the directory to output test results
  --testClassName <value>   the full class path of the test class
  --testMethod <value>      the method of the test class to run
  --excludes <value>        comma-separated list of FQN prefixes to exclude from coverage instrumentation
  --includes <value>        comma-separated list of FQN prefixes to forcibly include, even if they match an exclude
  --time <value>            the duration of time for which to run fuzzing
  --blind                   whether to generate inputs blindly without taking into account coverage feedback
  --engine <value>          the fuzzing engine, valid choices are zest|zeal
  --disableCoverage         disable code-coverage instrumentation
  --inputDirectory <value>  the name of the input directory containing seed files
  --saveAll                 save ALL inputs generated during fuzzing, even the ones that do not have any unique code coverage
  --libFuzzerCompatOutput   use libFuzzer like output instead of AFL like stats screen
  --quiet                   avoid printing fuzzing statistics progress in the console
  --exitOnCrash             stop fuzzing once a crash is found.
  --runTimeout <value>      the timeout for each individual trial, in milliseconds

The fuzzer/jqfFuzz sbt task is a thin wrapper around the firrtl.jqf.jqfFuzz main method that provides the --classpath argument and a default --outputDirectory and passes the rest of the arguments to the main method verbatim.

The results will be put in the fuzzer/target/JQf/$testClassName/$testMethod directory. Input files in the fuzzer/target/JQf/$testClassName/$testMethod/corpus and fuzzer/target/JQf/$testClassName/$testMethod/failures directories can be passed as inputs to the fuzzer/jqfRepro task.

The format for the arguments to jqfRepro are the same as jqfFuzz

sbt> fuzzer/jqfRepro <testClassName> <testMethodName> <otherArgs>...

The available options are:

  --classpath <value>      the classpath to instrument and load the test class from
  --testClassName <value>  the full class path of the test class
  --testMethod <value>     the method of the test class to run
  --input <value>          input file or directory to reproduce test case(s)
  --logCoverage <value>    output file to dump coverage info
  --excludes <value>       comma-separated list of FQN prefixes to exclude from coverage instrumentation
  --includes <value>       comma-separated list of FQN prefixes to forcibly include, even if they match an exclude
  --printArgs              whether to print the args to each test case

Like fuzzer/jqfFuzz, the fuzzer/jqfRepro sbt task is a thin wrapper around the firrtl.jqf.jqfRepro main method that provides the --classpath argument and a default --outputDirectory and passes the rest of the arguments to the main method verbatim.

Citing Firrtl

If you use Firrtl in a paper, please cite the following ICCAD paper and technical report: https://ieeexplore.ieee.org/document/8203780

@INPROCEEDINGS{8203780, 
author={A. Izraelevitz and J. Koenig and P. Li and R. Lin and A. Wang and A. Magyar and D. Kim and C. Schmidt and C. Markley and J. Lawson and J. Bachrach}, 
booktitle={2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)}, 
title={Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations}, 
year={2017}, 
volume={}, 
number={}, 
pages={209-216}, 
keywords={field programmable gate arrays;hardware description languages;program compilers;software reusability;hardware development practices;hardware libraries;open-source hardware intermediate representation;hardware compiler transformations;Hardware construction languages;retargetable compilers;software development;virtual Cambrian explosion;hardware compiler frameworks;parameterized libraries;FIRRTL;FPGA mappings;Chisel;Flexible Intermediate Representation for RTL;Reusability;Hardware;Libraries;Hardware design languages;Field programmable gate arrays;Tools;Open source software;RTL;Design;FPGA;ASIC;Hardware;Modeling;Reusability;Hardware Design Language;Hardware Construction Language;Intermediate Representation;Compiler;Transformations;Chisel;FIRRTL}, 
doi={10.1109/ICCAD.2017.8203780}, 
ISSN={1558-2434}, 
month={Nov},}

https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-9.html

@techreport{Li:EECS-2016-9,
    Author = {Li, Patrick S. and Izraelevitz, Adam M. and Bachrach, Jonathan},
    Title = {Specification for the FIRRTL Language},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {2016},
    Month = {Feb},
    URL = {http://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-9.html},
    Number = {UCB/EECS-2016-9}
}

More Repositories

1

chisel

Chisel: A Modern Hardware Design Language
Scala
3,926
star
2

rocket-chip

Rocket Chip Generator
Scala
3,177
star
3

verible

Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
C++
1,362
star
4

Cores-VeeR-EH1

VeeR EH1 core
SystemVerilog
811
star
5

chisel-template

A template project for beginning new Chisel work
Scala
575
star
6

Surelog

SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
C++
362
star
7

f4pga

FOSS Flow For FPGA
Python
356
star
8

sv-tests

Test suite designed to check compliance with the SystemVerilog standard.
SystemVerilog
290
star
9

VeeRwolf

FuseSoC-based SoC for VeeR EH1 and EL2
Verilog
283
star
10

f4pga-examples

Example designs showing different ways to use F4PGA toolchains.
Verilog
263
star
11

Cores-VeeR-EL2

VeeR EL2 Core
SystemVerilog
244
star
12

Cores-VeeR-EH2

SystemVerilog
213
star
13

dromajo

RISC-V RV64GC emulator designed for RTL co-simulation
C++
210
star
14

UHDM

Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
C++
198
star
15

Caliptra

Caliptra IP and firmware for integrated Root of Trust block
177
star
16

synlig

SystemVerilog support for Yosys
Verilog
160
star
17

silicon-notebooks

Jupyter Notebook
156
star
18

treadle

Chisel/Firrtl execution engine
Scala
153
star
19

aib-phy-hardware

Advanced Interface Bus (AIB) die-to-die hardware open source
Verilog
118
star
20

VeeR-ISS

C++
116
star
21

t1

Scala
112
star
22

fpga-tool-perf

FPGA tool performance profiling
Python
101
star
23

fasm

FPGA Assembly (FASM) Parser and Generator
Python
89
star
24

caliptra-sw

Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test
Rust
85
star
25

yosys-f4pga-plugins

Plugins for Yosys developed as part of the F4PGA project.
Verilog
81
star
26

omnixtend

OmniXtend cache coherence protocol
TeX
77
star
27

playground

chipyard in mill :P
Scala
74
star
28

uvm-verilator

SystemVerilog
70
star
29

caliptra-rtl

HW Design Collateral for Caliptra RoT IP
SystemVerilog
68
star
30

riscv-vector-tests

Unit tests generator for RVV 1.0
Go
52
star
31

fpga-interchange-schema

Cap'n Proto
51
star
32

rocket-tools

Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)
Shell
51
star
33

AIB-specification

Home of the Advanced Interface Bus (AIB) specification.
46
star
34

firrtl-spec

The specification for the FIRRTL language
TeX
45
star
35

cde

A Scala library for Context-Dependent Environments
Scala
44
star
36

python-fpga-interchange

Python interface to FPGA interchange format
Python
41
star
37

Cores-SweRV_fpga

Tcl
39
star
38

espresso

C
34
star
39

UHDM-integration-tests

Verilog
30
star
40

f4pga-sdf-timing

Python library for working Standard Delay Format (SDF) Timing Annotation files.
Python
28
star
41

aib-phy-generator

AIB Generator: Analog hardware compiler for AIB PHY
Shell
28
star
42

verible-linter-action

Automatic SystemVerilog linting in github actions with the help of Verible
Python
24
star
43

riscv-fw-infrastructure

SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...
C
24
star
44

systemc-compiler

Intel Compiler for SystemC
C++
23
star
45

tilelink

Scala
23
star
46

aib-protocols

SystemVerilog
22
star
47

chisel-nix

Nix scripts used to manage the chisel projects.
Nix
21
star
48

ideas

18
star
49

f4pga-xc7-bram-patch

Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.
LLVM
17
star
50

caliptra-dpe

High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs
Rust
16
star
51

diplomacy

Scala
16
star
52

homebrew-verible

Ruby
16
star
53

rocket-chip-inclusive-cache

An RTL generator for a last-level shared inclusive TileLink cache controller
Scala
15
star
54

rocket-chip-fpga-shells

Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
Scala
15
star
55

chisel-interface

The 'missing header' for Chisel
Scala
15
star
56

rocket

The working draft to split rocket core out from rocket chip
Scala
14
star
57

OmnixtendEndpoint

Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.
Bluespec
14
star
58

f4pga-bitstream-viewer

Tool for graphically viewing FPGA bitstream files and their connection to FASM features.
Python
14
star
59

rocket-chip-blocks

RTL blocks compatible with the Rocket Chip Generator
Scala
14
star
60

Cores-SweRV-Support-Package

Processor support packages
Python
14
star
61

tools-cocotb-verilator-build

Makefile
13
star
62

f4pga-xc-fasm2bels

Library to convert a FASM file into BELs importable into Vivado.
Verilog
11
star
63

foundation

Governance-related CHIPS Alliance documents, guides etc.
10
star
64

f4pga-v2x

Tool for converting specialized annotated Verilog models into XML needed for Verilog to Routing flow.
Python
10
star
65

tree-sitter-firrtl

FIRRTL grammar for tree-sitter
C++
9
star
66

fpga-interchange-tests

Repository to run extensive tests on the FPGA interchange format
Verilog
8
star
67

verible-formatter-action

SystemVerilog
7
star
68

f4pga-xc-fasm

Python
6
star
69

rocket-pcb

PCB libraries and templates for rocket-chip based FPGA/ASIC designs
Verilog
6
star
70

f4pga-database-visualizer

JavaScript
6
star
71

rocket-uncore

Scala
6
star
72

tac

CHIPS Alliance Technical Advisory Council
5
star
73

caliptra-ureg

Rust
5
star
74

sv-tests-results

Output of the sv-tests runs.
HTML
5
star
75

rvdecoderdb

The Scala parser to parse riscv/riscv-opcodes generate
Scala
5
star
76

chips-alliance-website

SCSS
3
star
77

caliptra-ss

HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.
SystemVerilog
3
star
78

amba

Scala
3
star
79

i3c-core

SystemVerilog
3
star
80

f4pga-rr-graph

Collection of Routing Resources Graph (RR Graph) libraries for VPR
Python
2
star
81

vtr-xml-utils

XSLT
2
star
82

firrtl-syntax

TextMate-compatible description of FIRRTL syntax for use with GitHub's Linguist
2
star
83

EasyCLA-code_only

1
star
84

EasyCLA-specs_and_code

1
star
85

artwork

CHIPS Alliance artwork
1
star
86

caliptra-cfi

Code-flow Integrity module to mitigate glitches and fault injections
Rust
1
star
87

rocket-pcblib

1
star
88

wg-analog

CHIPS Alliance Analog Working Group
1
star
89

idealchisel

Scala
1
star
90

verible-actions-common

1
star
91

firtool-resolver

Scala
1
star