• Stars
    star
    1,362
  • Rank 34,505 (Top 0.7 %)
  • Language
    C++
  • License
    Other
  • Created about 5 years ago
  • Updated about 1 month ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server

Verible

License Continuous Integration codecov

The Verible project's main mission is to parse SystemVerilog (IEEE 1800-2017) (as standardized in the SV-LRM) for a wide variety of applications, including developer tools.

It was born out of a need to parse un-preprocessed source files, which is suitable for single-file applications like style-linting and formatting. In doing so, it can be adapted to parse preprocessed source files, which is what real compilers and toolchains require.

The spirit of the project is that no-one should ever have to develop a SystemVerilog parser for their own application, because developing a standard-compliant parser is an enormous task due to the syntactic complexity of the language. Verible's parser is also regularly tested against an ever-growing suite of (tool-independent) language compliance tests at https://symbiflow.github.io/sv-tests/.

A lesser (but notable) objective is that the language-agnostic components of Verible be usable for rapidly developing language support tools for other languages.

Installation

For simple installation, we provide regular binary releases for Linux and Windows, including statically linked binaries for x86 and Arm to run on almost any Linux distribution.

There are also some distributions that include Verible

  • Nix has binaries for Linux and MacOS for x86 and Arm.
  • There is a homebrew package for MacOS.

If you prefer to build and install the binaries locally yourself, see details below in the Developers section.

SystemVerilog Developer Tools

Parser

Learn more about the parser implementation here.

We provide a standalone verible-verilog-syntax tool to help with visualizing the syntax structure as understood by the lexer and parser. This is very useful for troubleshooting and understand the internal representations seen by the other tools.

The tool has an ability of exporting a concrete syntax tree in JSON format, making use of it in external tools easy. There is also a Python wrapper module and a few example scripts.

Style Linter

verible-verilog-lint identifies constructs or patterns in code that are deemed undesirable according to a style guide. The main goal is to relieve humans the burden of reviewing code for style compliance. Many lint rules use syntax tree pattern matching to find style violations.

Features:

Integrating Verible Linter in Github screenshot

Documentation:

Formatter

The verible-verilog-format formatter manages whitespace in accordance with a particular style. The main goal is to relieve humans of having to manually manage whitespace, wrapping, and indentation, and to provide a tool that can be integrated into any editor to enable editor-independent consistency.

Features (various degress of work-in-progress):

  • Corrects indentation
  • Corrects inter-token spacing, with syntax context awareness
  • Line-wrapping to a column limit
  • Support for incremental formatting, only touched changed lines.
  • Interactive formatting: accept or decline formatting changes
  • Tabular alignment
  • Github SystemVerilog formatter action available.

Language Server

The verible-verilog-ls is a language server that provides the functionalities that come with the Verible command line tools also directly in your editor.

It implements the standardized language server protocol that is supported by a myriad of editors and IDEs.

The language server provides formatting and linting. If possible, it also provides quick-fixes

Showing a lint message with quick-fix in vscode screenshot

Lexical Diff

verible-verilog-diff compares two input files for equivalence.

Verible project tool

verible-verilog-project is a multi-tool that operates on whole Verilog projects, consisting of a file list and related configurations. This serves as a diagnostic tool for analyzing (and potentially transforming) project-level sources.

Code Obfuscator

verible-verilog-obfuscate transforms Verilog code by replacing identifiers with obfuscated names of equal length, and preserving all other text, including spaces. Output is written to stdout. The resulting file size is the same as the original. This is useful for preparing potentially sensitive test cases with tool vendors.

Preprocessor

verible-verilog-preprocessor is a collection of preprocessor-like tools, (but does not include a fully-featured Verilog preprocessor yet.)

Source Code Indexer

verible-verilog-kythe-extractor extracts indexing facts fromm SV source code using the Kythe schema, which can then enhance IDEs with linked cross-references for ease of source code navigation.

Developers, Welcome

For source code browsing, we recommend using the fully-indexed and searchable mirror at https://cs.opensource.google/verible/verible.

If you'd like to contribute, check out the contributing guide and the development resources.

Build

Verible's code base is written in C++.

To build, you need the bazel (>= 4.0) build system and a C++17 compatible compiler (e.g. >= g++-9), as well as python3.

Use your package manager to install the dependencies; on a system with the nix package manager simply run nix-shell to get a build environment.

# Build all tools and libraries
bazel build -c opt //...

You can access the generated artifacts under bazel-bin/. For instance the syntax checker will be at bazel-bin/verilog/tools/syntax/verible-verilog-syntax (corresponding to the target name //verilog/tools/syntax:verible-verilog-syntax).

Moreover, if you need statically linked executables that don't depend on your shared libraries, you can use custom config create_static_linked_executables (with this setting bfd linker will be used, instead of default gold linker).

# Generates statically linked executables
bazel build -c opt --config=create_static_linked_executables //...

Optionally using local flex/bison for build

Flex and Bison, that are needed for the parser generation, are compiled as part of the build process. But if for any reason you want or need local tools (e.g. if you encounter a compile problem with them - please file a bug then) can choose so by adding --//bazel:use_local_flex_bison to your bazel command line:

# Also append the option '--//bazel:use_local_flex_bison' to test/install commands
bazel build -c opt  --//bazel:use_local_flex_bison //...

Installation

For simple installation, we provide regular binary releases.

If you prefer to build and install the binaries locally yourself:

# In your home directory
bazel run -c opt :install -- ~/bin

# For a system directory that requires root-access, call with -s option.
# (Do _not_ run bazel with sudo.)
bazel run -c opt :install -- -s /usr/local/bin

(this requies a compliant install utility, otherwise simply copy the binaries from bazel-bin/ to your desired location)

Test

We strongly encourage running the test suite using bazel:

# Run all tests
bazel test -c opt //...

Whenever adding new features in file, say, foo.cc always make sure to also update (or add) the corresponding foo_test.cc. Once you've written the test, you can use .github/bin/generate-coverage-html.sh to double-check that you have covered all code-paths in your test; narrow the coverage run to your test to make sure coverage is not accidentally coming from unrelated tests that happen to use the library:

MODE=coverage .github/bin/build-and-test.sh //foo/bar:foo_test
.github/bin/generate-coverage-html.sh

Mailing Lists

Join the Verible community!

Future

The Verible team is interested in exploring how it can help other tool developers in providing a SystemVerilog front end, for example, emitting an abstract syntax tree (AST) or possibly even provide more higher-level UHDM format. If you are interested in collaborating, contact us.

More Repositories

1

chisel

Chisel: A Modern Hardware Design Language
Scala
3,926
star
2

rocket-chip

Rocket Chip Generator
Scala
3,177
star
3

Cores-VeeR-EH1

VeeR EH1 core
SystemVerilog
811
star
4

firrtl

Flexible Intermediate Representation for RTL
Scala
720
star
5

chisel-template

A template project for beginning new Chisel work
Scala
575
star
6

Surelog

SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
C++
362
star
7

f4pga

FOSS Flow For FPGA
Python
356
star
8

sv-tests

Test suite designed to check compliance with the SystemVerilog standard.
SystemVerilog
290
star
9

VeeRwolf

FuseSoC-based SoC for VeeR EH1 and EL2
Verilog
283
star
10

f4pga-examples

Example designs showing different ways to use F4PGA toolchains.
Verilog
263
star
11

Cores-VeeR-EL2

VeeR EL2 Core
SystemVerilog
244
star
12

Cores-VeeR-EH2

SystemVerilog
213
star
13

dromajo

RISC-V RV64GC emulator designed for RTL co-simulation
C++
210
star
14

UHDM

Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
C++
198
star
15

Caliptra

Caliptra IP and firmware for integrated Root of Trust block
177
star
16

synlig

SystemVerilog support for Yosys
Verilog
160
star
17

silicon-notebooks

Jupyter Notebook
156
star
18

treadle

Chisel/Firrtl execution engine
Scala
153
star
19

aib-phy-hardware

Advanced Interface Bus (AIB) die-to-die hardware open source
Verilog
118
star
20

VeeR-ISS

C++
116
star
21

t1

Scala
112
star
22

fpga-tool-perf

FPGA tool performance profiling
Python
101
star
23

fasm

FPGA Assembly (FASM) Parser and Generator
Python
89
star
24

caliptra-sw

Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test
Rust
85
star
25

yosys-f4pga-plugins

Plugins for Yosys developed as part of the F4PGA project.
Verilog
81
star
26

omnixtend

OmniXtend cache coherence protocol
TeX
77
star
27

playground

chipyard in mill :P
Scala
74
star
28

uvm-verilator

SystemVerilog
70
star
29

caliptra-rtl

HW Design Collateral for Caliptra RoT IP
SystemVerilog
68
star
30

riscv-vector-tests

Unit tests generator for RVV 1.0
Go
52
star
31

fpga-interchange-schema

Cap'n Proto
51
star
32

rocket-tools

Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)
Shell
51
star
33

AIB-specification

Home of the Advanced Interface Bus (AIB) specification.
46
star
34

firrtl-spec

The specification for the FIRRTL language
TeX
45
star
35

cde

A Scala library for Context-Dependent Environments
Scala
44
star
36

python-fpga-interchange

Python interface to FPGA interchange format
Python
41
star
37

Cores-SweRV_fpga

Tcl
39
star
38

espresso

C
34
star
39

UHDM-integration-tests

Verilog
30
star
40

f4pga-sdf-timing

Python library for working Standard Delay Format (SDF) Timing Annotation files.
Python
28
star
41

aib-phy-generator

AIB Generator: Analog hardware compiler for AIB PHY
Shell
28
star
42

verible-linter-action

Automatic SystemVerilog linting in github actions with the help of Verible
Python
24
star
43

riscv-fw-infrastructure

SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...
C
24
star
44

systemc-compiler

Intel Compiler for SystemC
C++
23
star
45

tilelink

Scala
23
star
46

aib-protocols

SystemVerilog
22
star
47

chisel-nix

Nix scripts used to manage the chisel projects.
Nix
21
star
48

ideas

18
star
49

f4pga-xc7-bram-patch

Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.
LLVM
17
star
50

caliptra-dpe

High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs
Rust
16
star
51

diplomacy

Scala
16
star
52

homebrew-verible

Ruby
16
star
53

rocket-chip-inclusive-cache

An RTL generator for a last-level shared inclusive TileLink cache controller
Scala
15
star
54

rocket-chip-fpga-shells

Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
Scala
15
star
55

chisel-interface

The 'missing header' for Chisel
Scala
15
star
56

rocket

The working draft to split rocket core out from rocket chip
Scala
14
star
57

OmnixtendEndpoint

Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.
Bluespec
14
star
58

f4pga-bitstream-viewer

Tool for graphically viewing FPGA bitstream files and their connection to FASM features.
Python
14
star
59

rocket-chip-blocks

RTL blocks compatible with the Rocket Chip Generator
Scala
14
star
60

Cores-SweRV-Support-Package

Processor support packages
Python
14
star
61

tools-cocotb-verilator-build

Makefile
13
star
62

f4pga-xc-fasm2bels

Library to convert a FASM file into BELs importable into Vivado.
Verilog
11
star
63

foundation

Governance-related CHIPS Alliance documents, guides etc.
10
star
64

f4pga-v2x

Tool for converting specialized annotated Verilog models into XML needed for Verilog to Routing flow.
Python
10
star
65

tree-sitter-firrtl

FIRRTL grammar for tree-sitter
C++
9
star
66

fpga-interchange-tests

Repository to run extensive tests on the FPGA interchange format
Verilog
8
star
67

verible-formatter-action

SystemVerilog
7
star
68

f4pga-xc-fasm

Python
6
star
69

rocket-pcb

PCB libraries and templates for rocket-chip based FPGA/ASIC designs
Verilog
6
star
70

f4pga-database-visualizer

JavaScript
6
star
71

rocket-uncore

Scala
6
star
72

tac

CHIPS Alliance Technical Advisory Council
5
star
73

caliptra-ureg

Rust
5
star
74

sv-tests-results

Output of the sv-tests runs.
HTML
5
star
75

rvdecoderdb

The Scala parser to parse riscv/riscv-opcodes generate
Scala
5
star
76

chips-alliance-website

SCSS
3
star
77

caliptra-ss

HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.
SystemVerilog
3
star
78

amba

Scala
3
star
79

i3c-core

SystemVerilog
3
star
80

f4pga-rr-graph

Collection of Routing Resources Graph (RR Graph) libraries for VPR
Python
2
star
81

vtr-xml-utils

XSLT
2
star
82

firrtl-syntax

TextMate-compatible description of FIRRTL syntax for use with GitHub's Linguist
2
star
83

EasyCLA-code_only

1
star
84

EasyCLA-specs_and_code

1
star
85

artwork

CHIPS Alliance artwork
1
star
86

caliptra-cfi

Code-flow Integrity module to mitigate glitches and fault injections
Rust
1
star
87

rocket-pcblib

1
star
88

wg-analog

CHIPS Alliance Analog Working Group
1
star
89

idealchisel

Scala
1
star
90

verible-actions-common

1
star
91

firtool-resolver

Scala
1
star