Angelo Jacobo (@AngeloJacobo)
github

AngeloJacobo

Twitter logo Share LinkedIn logo Share Facebook logo Share
  • Stars
    star
    346
  • Global Rank 76,401 (Top 3 %)
  • Followers 77
  • Following 3
  • Registered almost 3 years ago
  • Most used languages
    Verilog     91.7 %
    Python
         8.3 %
  • Location 🇵🇭 Philippines
  • Country Total Rank 125
  • Country Ranking
    Verilog     1
    Python
         767

Top repositories

1

FPGA_Book_Experiments

My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
Verilog
65
star
2

DDR3_Controller

Verilog
51
star
3

FPGA_OV7670_Camera_Interface

Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps
Verilog
39
star
4

RISC-V

Design implementation of the RV32I Core in Verilog HDL with Zicsr extension
Verilog
38
star
5

FPGA_RealTime_and_Static_Sobel_Edge_Detection

Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images
Verilog
34
star
6

OpenLANE-Sky130-Physical-Design-Workshop

Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130
32
star
7

FPGA_SDRAM_Controller

SDRAM controller optimized to a memory bandwidth of 316MB/s
Verilog
21
star
8

ULX3S_FPGA_Sobel_Edge_Detection_OV7670

Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board
Verilog
14
star
9

ULX3S_FPGA_Camera_Streaming

Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board
Verilog
13
star
10

DDR3-Notes

My notes for DDR3 SDRAM controller
13
star
11

FPGA_Asynchronous_FIFO

FIFO implementation with different clock domains for read and write.
Verilog
12
star
12

FPGA_I2C_Implementation

Bit-bang i2c protocol for interfacing with DS1307 RTC
Verilog
5
star
13

Customize-Android-Apps

This contains my notes on how to customize existing Android apps such as changing app name, app icon, hiding app from the app drawer, and others.
4
star
14

SDCard_Driver_Test

Vivado files for testing my SD card driver. Implemented on CMOD S7 FPGA.
Verilog
1
star
15

Python_Scripts

Just a collection of my python scripts
Python
1
star