muneebullashariff/axi4_vip muneebullashariff/axi4_vip

  • Stars
    star
    42
  • Rank 654,441 (Top 13 %)
  • Language SystemVerilog
  • License
    Apache License 2.0
  • Created over 4 years ago
  • Updated almost 4 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
muneebullashariff/axi4_vip
github

muneebullashariff

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Verification IP for APB protocol

More Repositories

1

i2c_vip

Verification IP for I2C protocol
SystemVerilog
29
star
2

apb_vip

Verification IP for APB protocol
SystemVerilog
13
star
3

uart_vip

Verification IP for UART protocol
SystemVerilog
13
star
4

spi_vip

Verification IP for SPI protocol
SystemVerilog
12
star
5

pulpino_soc_uvm_testbench

UVM testbench for verifying the Pulpino SoC
SystemVerilog
12
star
6

PeakRDL-pdf

Converts the SystemRDL data into pdf Register specification
Python
11
star
7

best_coding_practices

Describes the best coding practices and guidelines
Vim Script
6
star
8

jtag_vip

Verification IP for JTAG protocol
2
star
9

PeakRDL-svh

Used for creating the systemverilog header files, which contains the defines for the registers
Python
2
star
10

i2s_vip

Verification IP for I2S Protocol
1
star
11

gpio_vip

Verification IP for GPIO protocol
1
star
12

uvm_register_code_generator

The idea is to develop the python script to automate the RAL generation
1
star