caravel
Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.raven-picorv32
Silicon-validated SoC implementation of the PicoSoc/PicoRV32caravel_user_project
https://caravel-user-project.readthedocs.ioopenlane2
The next generation of OpenLane, rewritten from scratch with a modular architecturecaravel_mpw-one
Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.chipignite-resources
foss-asic-tools
FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already installed and ready to use.volare
Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKscaravel_user_project_analog
sky130_sram_macros_old
mpw_precheck
clear
caravel_board
proton
cace
Circuit Automatic Characterization Enginecaravel_mgmt_soc_litex
https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/chipcraft---mest-course
caravel-lite
raptor
Arm Cortex-M0 based Customizable SoC for IoT Applicationssky130_klayout_pdk
Skywaters 130nm Klayout PDKraptor_soc_template
Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.ravenna
32-bit RISC-V microcontrolleripm
Open-source IPs Package Manager (IPM)clear_old
CLEAR is an Open Source FPGA ASIC delivered to you on its development board and its open source software development tools and all the ASIC design tools used to create it.caravel-gf180mcu
This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efabless/caravel.openrcx-calibration
EF_PSRAM_CTRL
A Quad I/O SPI Pseudo Static RAM (PSRAM) Controllertimer-tutorial
Source files for the timer-tutorialcaravel_ibex
An example project that utilizes caravel user space for an ibex based SoCopenfpga-2
EF_UART
Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IPEF_TCC32
A 32-bit Timer/Counter/Capture Soft IP (Verilog)EF_LDOR1V8
Open Source, 3.3 V to 1.8 V, 100 mA Full Regulatoropenlane-ci-designs
Caravel_on_FPGA
nldiff
Simple netlist comparison utilitystrive
caravel_SI_testing
nm
open_pdk_techfiles
dockerized-verification-setup
This is a dockerized tool chain for running verilog DV customized for the sky130A-based projects.caravel_openlane
utilities
A repo for various EDA related utilitiesarduino-greenpak-shield
Shield for the GreenPak SLG468X chipsetmpc
Multi-Project Support for Caravelsak-deprecated
SAK = Swiss Army Knife - Various scripts and utilities around popular FOSS EDAEF_UVM
BusWrap
grapevine
libparse-python
Python wrapper around Yosys's `libparse` moduletinyfpga_rsa_demo
EF_GPIO8
A generic 8-bit General Purpose I/O (GPIO) Peripheralsilkflow-examples
Symbiflow Examples with a Silkflow flavorweb_app_example
tinytapeout-rca
silkflow
More straightforward utility for Symbiflowwebsite_issues
clock-mesh-analysis
drc-magic
litex_ibex
openram_tc_1kb
caravel_fasoc
sram_macro_16KB
caravel-sim-infrastructure
tt-fpga-demo
tt-fpga-hdl-demo
lef_parser
[WIP] Antlr4-based parser for LEF filesOL-DFFRAM
Pre-hardened DFFRAM macros using DFFRAMcaravel_aes_example
A user project example for caravel that uses https://github.com/secworks/aesLove Open Source and this site? Check out how you can help us