There are no reviews yet. Be the first to send feedback to the community and the maintainers!
ICDAR-2019-SROIE
ICDAR 2019 Robust Reading Challenge on Scanned Receipts OCR and Information ExtractionDilated-Convolutional-Layer-Implementation
An implementation of dilated convolutional layer based on Darknet Architecturebubble-screensaver
Swift bubble screensaver, refactored with Swift 5.2, compatible with the latest MacOSComponent-Measure
A C++ program that measures the shape parameters based on input imagesxavier-power-profiling
A tool to profile neural network's energy cost on NVIDIA Jetson Xavier PlatformRapidLayout-UTPlaceF
This is the repository for placement experiment of a systolic convolution accelerator design with UTPlaceFSystemC-Examples
Stratus HLS SystemC ExamplesOFA-FPGA
Documentation to deploy Once-For-All subnetworks on Xilinx FPGAzzzDavid.github.io
My pageDPU_Caffe_ToolChain
Caffe model batch compilation and batch profiling on Xilinx DPU. Developed by NOVAUTO Tech.ultranet_hls_ref
Ultranet HLS reference designlenet_systolic_conv
HLS Project for LeNet with Systolic Array convolution layer generated by PolySA (from FlexCNN)mlir-playground
My Playground with MLIR stuffcs6120-a5
Cornell CS6120 Advanced Compiler Assignment 5: Global Analysiscs6120-a3
Cornell CS6120 Advanced Compiler Assignment 3cs6120-a7
Cornell CS6120 Advanced Compiler A7: LLVM5-Level-Piplined-Processor
Coursework from: Digital Integrated Circuit Design, Sun Yat-sen University.CS6120-A13
Cornell CS6120 Assignment 13: Program SynthesisVTA_SystemC
SystemC implementation of VTA acceleratorLove Open Source and this site? Check out how you can help us