• Stars
    star
    1
  • Language
    C++
  • Created over 2 years ago
  • Updated over 2 years ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Cornell CS6120 Advanced Compiler A7: LLVM

More Repositories

1

ICDAR-2019-SROIE

ICDAR 2019 Robust Reading Challenge on Scanned Receipts OCR and Information Extraction
Python
376
star
2

Dilated-Convolutional-Layer-Implementation

An implementation of dilated convolutional layer based on Darknet Architecture
C
28
star
3

bubble-screensaver

Swift bubble screensaver, refactored with Swift 5.2, compatible with the latest MacOS
Swift
14
star
4

Component-Measure

A C++ program that measures the shape parameters based on input images
C++
3
star
5

hcl-memory-opt

MLIR
2
star
6

xavier-power-profiling

A tool to profile neural network's energy cost on NVIDIA Jetson Xavier Platform
Python
2
star
7

RapidLayout-UTPlaceF

This is the repository for placement experiment of a systolic convolution accelerator design with UTPlaceF
Python
2
star
8

SystemC-Examples

Stratus HLS SystemC Examples
Verilog
1
star
9

OFA-FPGA

Documentation to deploy Once-For-All subnetworks on Xilinx FPGA
1
star
10

zzzDavid.github.io

My page
JavaScript
1
star
11

DPU_Caffe_ToolChain

Caffe model batch compilation and batch profiling on Xilinx DPU. Developed by NOVAUTO Tech.
Python
1
star
12

ultranet_hls_ref

Ultranet HLS reference design
C
1
star
13

lenet_systolic_conv

HLS Project for LeNet with Systolic Array convolution layer generated by PolySA (from FlexCNN)
C++
1
star
14

mlir-playground

My Playground with MLIR stuff
MLIR
1
star
15

cs6120-a5

Cornell CS6120 Advanced Compiler Assignment 5: Global Analysis
Python
1
star
16

cs6120-a3

Cornell CS6120 Advanced Compiler Assignment 3
Python
1
star
17

5-Level-Piplined-Processor

Coursework from: Digital Integrated Circuit Design, Sun Yat-sen University.
Verilog
1
star
18

CS6120-A13

Cornell CS6120 Assignment 13: Program Synthesis
Python
1
star
19

VTA_SystemC

SystemC implementation of VTA accelerator
Verilog
1
star