yrsltn/Integrated-Circuit-Desing-in-Verilog yrsltn/Integrated-Circuit-Desing-in-Verilog

  • Stars
    star
    1
  • Language Verilog
  • Created over 4 years ago
  • Updated over 3 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
yrsltn/Integrated-Circuit-Desing-in-Verilog
github

yrsltn

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

To design a circuit to find the maximum number among a given set of numbers, simulate it and finally implement.

More Repositories

1

Schedule-generator-for-a-school-

The broad aim of the project is to develop a C++ programme which will generate automated time table for a university
C++
1
star