Schedule-generator-for-a-school-

The broad aim of the project is to develop a C++ programme which will generate automated time table for a university

Integrated-Circuit-Desing-in-Verilog

To design a circuit to find the maximum number among a given set of numbers, simulate it and finally implement.