lexgolovchenko/avalon-1wire-master lexgolovchenko/avalon-1wire-master

  • Stars
    star
    1
  • Language SystemVerilog
  • Created almost 7 years ago
  • Updated over 6 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
lexgolovchenko/avalon-1wire-master
github

lexgolovchenko

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

1-wire bus master core with Altera Avalon-MM slave interface

More Repositories

1

emif16-avmm-bridge

Module for connect TI DSP to Altera Qsys Interconnect through EMIF16 interface
SystemVerilog
1
star
2

avmm-lvds-bridge

Cores for transfer Avalon-MM transaction through LVDS SERDES interface
SystemVerilog
1
star
3

altera-makefiles

Makefiles & scripts for Altera FPGA projects
Makefile
1
star