lexgolovchenko/avmm-lvds-bridge lexgolovchenko/avmm-lvds-bridge

  • Stars
    star
    1
  • Language SystemVerilog
  • Created over 6 years ago
  • Updated over 6 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
lexgolovchenko/avmm-lvds-bridge
github

lexgolovchenko

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Cores for transfer Avalon-MM transaction through LVDS SERDES interface

More Repositories

1

emif16-avmm-bridge

Module for connect TI DSP to Altera Qsys Interconnect through EMIF16 interface
SystemVerilog
1
star
2

altera-makefiles

Makefiles & scripts for Altera FPGA projects
Makefile
1
star
3

avalon-1wire-master

1-wire bus master core with Altera Avalon-MM slave interface
SystemVerilog
1
star