lexgolovchenko/emif16-avmm-bridge lexgolovchenko/emif16-avmm-bridge

  • Stars
    star
    1
  • Language SystemVerilog
  • Created over 6 years ago
  • Updated over 6 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
lexgolovchenko/emif16-avmm-bridge
github

lexgolovchenko

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Module for connect TI DSP to Altera Qsys Interconnect through EMIF16 interface

More Repositories

1

avmm-lvds-bridge

Cores for transfer Avalon-MM transaction through LVDS SERDES interface
SystemVerilog
1
star
2

altera-makefiles

Makefiles & scripts for Altera FPGA projects
Makefile
1
star
3

avalon-1wire-master

1-wire bus master core with Altera Avalon-MM slave interface
SystemVerilog
1
star