• Stars
    star
    1
  • Language
    JavaScript
  • License
    MIT License
  • Created over 5 years ago
  • Updated over 3 years ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Fixed point implementation of reciprocal (described in JS but can be easily ported to verilog)

More Repositories

1

signalflip-js

verilator testbench w/ Javascript using N-API
C++
18
star
2

elastic-buffer

buffers for valid-ready designs
SystemVerilog
6
star
3

reciprocal-sv

Fixed point reciprocal in SystemVerilog
Makefile
4
star
4

leading-zeroes-counter

Leading zeroes counter (SystemVerilog)
Makefile
3
star
5

eth-uvm

SystemVerilog
3
star
6

de0-nano-projects

de0 nano projects
C
2
star
7

basic-signalflip-example

Signalflip example: simulate counter rtl
Makefile
2
star
8

mpw3-nco

NCO on mpw3 (group submission)
Verilog
2
star
9

spinal-interfaces

interfaces such as jtag, apb, and others in SpinalHDL
Scala
2
star
10

usb_uart_tinybx

working usb uart on tinyfpga bx
Verilog
1
star
11

tun2udp

tun to udp python script
Python
1
star
12

ulcdAccel-demo

4DGL-uLCD-SE with accelerometer project on LPC1768. Ball moves with accelerometer vector.
C
1
star
13

ldpc_ccsds

LDPC CCSDS octave
MATLAB
1
star
14

sva_examples

symbiyosys sva exaples
SystemVerilog
1
star
15

lfsrLED-board

555 timer and shift register chip use to create led light up pattern
1
star
16

InternetClock

Clock display using 4DGL-uLCD-SE, Ethernet, and LPC1768 (mbed)
C
1
star
17

two-input-arbiter

Two input arbiter
SystemVerilog
1
star
18

DSP-C

DSP functions in C++/C
C++
1
star
19

fixed2float

Convert fixed point to float and vice-versa
JavaScript
1
star
20

APB3-config-regs

Implements two config registers with APB3 interface. Verification testbench done in verilator using signalflip-js
C++
1
star
21

riscv-sv

RISC-V implementation
SystemVerilog
1
star
22

vpiexamples

vpi (verilog pli) exmaples
C++
1
star
23

DSP-STM32

DSP projects on STM32F429ZI Nucleo board
C
1
star