Discover @ameetgohil Open Source projects

Ameet Gohil (@ameetgohil)

ameetgohil

Stars
61
Global Rank 296,700 (Top 11 %)
Followers 12
Following 9
Registered almost 7 years ago
Most used languages

SystemVerilog 21.7 %

C
17.4 %

C++
17.4 %

Makefile 13.0 %

JavaScript
8.7 %

Verilog 8.7 %

Scala
4.3 %

Python
4.3 %

MATLAB
4.3 %
Location 🇺🇸 United States
Country Total Rank 66,909
Country Ranking

SystemVerilog 80

Verilog 657

Makefile 871

Scala
2,270

MATLAB
6,427

C++
6,996

signalflip-js

verilator testbench w/ Javascript using N-API

elastic-buffer

buffers for valid-ready designs

reciprocal-sv

Fixed point reciprocal in SystemVerilog

leading-zeroes-counter

Leading zeroes counter (SystemVerilog)

eth-uvm

de0-nano-projects

de0 nano projects

basic-signalflip-example

Signalflip example: simulate counter rtl

mpw3-nco

NCO on mpw3 (group submission)

spinal-interfaces

interfaces such as jtag, apb, and others in SpinalHDL

usb_uart_tinybx

working usb uart on tinyfpga bx

tun2udp

tun to udp python script

ulcdAccel-demo

4DGL-uLCD-SE with accelerometer project on LPC1768. Ball moves with accelerometer vector.

ldpc_ccsds

LDPC CCSDS octave

sva_examples

symbiyosys sva exaples

lfsrLED-board

555 timer and shift register chip use to create led light up pattern

InternetClock

Clock display using 4DGL-uLCD-SE, Ethernet, and LPC1768 (mbed)

two-input-arbiter

Two input arbiter

DSP-C

DSP functions in C++/C

fixed2float

Convert fixed point to float and vice-versa

APB3-config-regs

Implements two config registers with APB3 interface. Verification testbench done in verilator using signalflip-js

riscv-sv

RISC-V implementation

fp_reciprocal

Fixed point implementation of reciprocal (described in JS but can be easily ported to verilog)

vpiexamples

vpi (verilog pli) exmaples

DSP-STM32

DSP projects on STM32F429ZI Nucleo board