accelr-net/tvm-riscv-demo accelr-net/tvm-riscv-demo

  • Stars
    star
    2
  • Language
    Python
  • License
    MIT License
  • Created 11 months ago
  • Updated 11 months ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
accelr-net/tvm-riscv-demo
github

accelr-net

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Demonstrator on running TVM on RISC-V with RN18 and KWS examples

More Repositories

1

udma_uart_vip

VIP and simulation scripts for PULP's UDMA UART module
SystemVerilog
7
star
2

tflite-perf-tests

tflite benchmark suit on raspberry pi 4 and other edge devices
Python
2
star
3

alveo-memory-tester

Memory read write tester for Xilinx Alveo cards
SystemVerilog
1
star