accelr-net/udma_uart_vip accelr-net/udma_uart_vip

  • Stars
    star
    7
  • Rank 2,294,772 (Top 46 %)
  • Language SystemVerilog
  • License
    Apache License 2.0
  • Created over 1 year ago
  • Updated 8 months ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
accelr-net/udma_uart_vip
github

accelr-net

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

VIP and simulation scripts for PULP's UDMA UART module

More Repositories

1

tflite-perf-tests

tflite benchmark suit on raspberry pi 4 and other edge devices
Python
2
star
2

tvm-riscv-demo

Demonstrator on running TVM on RISC-V with RN18 and KWS examples
Python
2
star
3

alveo-memory-tester

Memory read write tester for Xilinx Alveo cards
SystemVerilog
1
star