@pulp-platform
  • Stars
    star
    7,721
  • Global Org. Rank 3,053 (Top 1.0 %)
  • Registered about 9 years ago
  • Most used languages
    SystemVerilog
    56.4 %
    C
    22.2 %
    Python
    8.9 %
    C++
    3.1 %
    Shell
    2.2 %
    Tcl
    1.3 %
    Rust
    1.3 %
    VHDL
    1.3 %
    Others
    3.1 %

Top repositories

1

axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
SystemVerilog
1,007
star
2

pulpino

An open-source microcontroller system based on RISC-V
C
876
star
3

pulp-dronet

A deep learning-powered visual navigation engine to enables autonomous navigation of pocket-size quadrotor - running on PULP
C
491
star
4

pulpissimo

This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.
SystemVerilog
381
star
5

ara

The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core
C
365
star
6

pulp

This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.
SystemVerilog
343
star
7

common_cells

Common SystemVerilog components
SystemVerilog
331
star
8

mempool

A 256-RISC-V-core system with low-latency access into shared L1 memory.
C
273
star
9

bender

A dependency management tool for hardware projects.
Rust
232
star
10

snitch

â›” DEPRECATED â›” Lean but mean RISC-V system!
SystemVerilog
218
star
11

cheshire

A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
Verilog
194
star
12

riscv-dbg

RISC-V Debug Support for our PULP RISC-V Cores
SystemVerilog
183
star
13

FlooNoC

A Fast, Low-Overhead On-chip Network
SystemVerilog
131
star
14

pulp-sdk

C
99
star
15

hero

Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software and hardware.
SystemVerilog
94
star
16

iDMA

A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
SystemVerilog
89
star
17

pulp-nn

C
76
star
18

dory

A tool to deploy Deep Neural Networks on PULP-based SoC's
Python
76
star
19

carfield

A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.
Tcl
72
star
20

pulp-riscv-gnu-toolchain

C
72
star
21

spatz

Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
C
71
star
22

register_interface

Generic Register Interface (contains various adapters)
SystemVerilog
68
star
23

pulp_soc

pulp_soc is the core building component of PULP based SoCs
SystemVerilog
63
star
24

morty

A SystemVerilog source file pickler.
Rust
51
star
25

snitch_cluster

An energy-efficient RISC-V floating-point compute cluster.
C
50
star
26

bigpulp

â›” DEPRECATED â›” RISC-V manycore accelerator for HERO, bigPULP hardware platform
SystemVerilog
50
star
27

axi_riscv_atomics

AXI Adapter(s) for RISC-V Atomic Operations
SystemVerilog
43
star
28

nemo

NEural Minimizer for pytOrch
Python
40
star
29

common_verification

SystemVerilog modules and classes commonly used for verification
SystemVerilog
39
star
30

pulp-runtime

Simple runtime for Pulp platforms
C
34
star
31

redmule

SystemVerilog
33
star
32

pulp-dsp

C
32
star
33

quantlab

Shell
32
star
34

RVfplib

Optimized RISC-V FP emulation for 32-bit processors
Assembly
31
star
35

pulp_cluster

The multi-core cluster of a PULP system.
SystemVerilog
31
star
36

fann-on-mcu

C
29
star
37

svase

C++
29
star
38

culsans

Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
C
27
star
39

pulp-trainlib

Floating-Point Optimized On-Device Learning Library for the PULP Platform.
C
26
star
40

tech_cells_generic

Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
SystemVerilog
25
star
41

clint

RISC-V Core Local Interrupt Controller (CLINT)
SystemVerilog
24
star
42

cheshire-ihp130-o

Tcl
24
star
43

stream-ebpc

Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Lukas Cavigelli, Georg Rutishauser, Luca Benini.
SystemVerilog
23
star
44

axi_mem_if

Simple single-port AXI memory interface
SystemVerilog
23
star
45

uvm-components

Contains commonly used UVM components (agents, environments and tests).
SystemVerilog
22
star
46

hero-sdk

â›” DEPRECATED â›” HERO Software Development Kit
Shell
21
star
47

ri5cy_gnu_toolchain

Makefile
21
star
48

jtag_dpi

JTAG DPI module for SystemVerilog RTL simulations
SystemVerilog
21
star
49

fpu

SystemVerilog
21
star
50

axi_llc

SystemVerilog
20
star
51

neureka

2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
SystemVerilog
19
star
52

hyperbus

SystemVerilog
18
star
53

axi_spi_slave

SystemVerilog
18
star
54

quantlib

A library to train and deploy quantised Deep Neural Networks
Python
18
star
55

clic

RISC-V fast interrupt controller
SystemVerilog
18
star
56

axi_node

AXI X-Bar
SystemVerilog
17
star
57

serial_link

A simple, scalable, source-synchronous, all-digital DDR link
SystemVerilog
17
star
58

croc

A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
SystemVerilog
16
star
59

banshee

Rust
16
star
60

occamy

A high-efficiency system-on-chip for floating-point compute workloads.
Python
16
star
61

rbe

Reconfigurable Binary Engine
SystemVerilog
15
star
62

sne

SystemVerilog
15
star
63

gvsoc

Pulp virtual platform
C++
15
star
64

axi_spi_master

SystemVerilog
15
star
65

hwpe-stream

IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system
SystemVerilog
14
star
66

Deeploy

ONNX-to-C Compiler for Heterogeneous SoCs
Python
14
star
67

fpu_div_sqrt_mvp

[UNRELEASED] FP div/sqrt unit for transprecision
SystemVerilog
13
star
68

ne16

Neural Engine, 16 input channels
SystemVerilog
13
star
69

trace_debugger

Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.
SystemVerilog
12
star
70

axi2apb

SystemVerilog
12
star
71

mibench

The MiBench testsuite, extended for use in general embedded environments
C
12
star
72

adv_dbg_if

Advanced Debug Interface
SystemVerilog
12
star
73

hci

Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores
SystemVerilog
12
star
74

trdb

RISC-V processor tracing tools and library
C
12
star
75

pulp-nn-mixed

C
11
star
76

pulp-freertos

FreeRTOS for PULP
C
11
star
77

ecg-tcn

Official code for ECG-TCN paper accepted for publication on AICAS2021
Python
11
star
78

safety_island

A reliable, real-time subsystem for the Carfield SoC
C
11
star
79

ELAU

SystemVerilog
10
star
80

jtag_pulp

Verilog
10
star
81

AI-deck-workshop

Assembly
10
star
82

pulp-debug-bridge

Tool to connect the workstation to the pulp targets abd interact with them
C++
10
star
83

hier-icache

SystemVerilog
10
star
84

quadrilatero

matrix-coprocessor for RISC-V
C
10
star
85

pulp-detector

C
10
star
86

chimera

Python
9
star
87

riscv-gnu-toolchain

GNU toolchain for PULP and RISC-V
C
9
star
88

gpio

Parametric GPIO Peripheral
SystemVerilog
9
star
89

cluster_interconnect

SystemVerilog
9
star
90

hwpe-mac-engine

An example Hardware Processing Engine
SystemVerilog
9
star
91

obi

OBI SystemVerilog synthesizable interconnect IPs for on-chip communication
SystemVerilog
9
star
92

ITA

SystemVerilog
9
star
93

pulp-rt-examples

C
8
star
94

fpu_ss

CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor
SystemVerilog
8
star
95

pulp-builder

Shell
8
star
96

apb_timer

APB Timer Unit
SystemVerilog
8
star
97

pulp-transformer

C
8
star
98

redundancy_cells

SystemVerilog IPs and Modules for architectural redundancy designs.
SystemVerilog
8
star
99

pulp-ethernet

SystemVerilog
8
star
100

dram_rtl_sim

SystemVerilog
8
star