axi
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communicationpulpino
An open-source microcontroller system based on RISC-Vpulp-dronet
A deep learning-powered visual navigation engine to enables autonomous navigation of pocket-size quadrotor - running on PULPpulpissimo
This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.ara
The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 corepulp
This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.common_cells
Common SystemVerilog componentsmempool
A 256-RISC-V-core system with low-latency access into shared L1 memory.bender
A dependency management tool for hardware projects.snitch
â›” DEPRECATED â›” Lean but mean RISC-V system!cheshire
A minimal Linux-capable 64-bit RISC-V SoC built around CVA6riscv-dbg
RISC-V Debug Support for our PULP RISC-V CoresFlooNoC
A Fast, Low-Overhead On-chip Networkpulp-sdk
hero
Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software and hardware.iDMA
A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)pulp-nn
dory
A tool to deploy Deep Neural Networks on PULP-based SoC'scarfield
A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.pulp-riscv-gnu-toolchain
spatz
Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.register_interface
Generic Register Interface (contains various adapters)pulp_soc
pulp_soc is the core building component of PULP based SoCsmorty
A SystemVerilog source file pickler.snitch_cluster
An energy-efficient RISC-V floating-point compute cluster.bigpulp
â›” DEPRECATED â›” RISC-V manycore accelerator for HERO, bigPULP hardware platformaxi_riscv_atomics
AXI Adapter(s) for RISC-V Atomic Operationsnemo
NEural Minimizer for pytOrchcommon_verification
SystemVerilog modules and classes commonly used for verificationpulp-runtime
Simple runtime for Pulp platformsredmule
pulp-dsp
quantlab
RVfplib
Optimized RISC-V FP emulation for 32-bit processorspulp_cluster
The multi-core cluster of a PULP system.fann-on-mcu
svase
culsans
Tightly-coupled cache coherence unit for CVA6 using the ACE protocolpulp-trainlib
Floating-Point Optimized On-Device Learning Library for the PULP Platform.tech_cells_generic
Technology dependent cells instantiated in the design for generic process (simulation, FPGA)clint
RISC-V Core Local Interrupt Controller (CLINT)cheshire-ihp130-o
stream-ebpc
Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Lukas Cavigelli, Georg Rutishauser, Luca Benini.axi_mem_if
Simple single-port AXI memory interfaceuvm-components
Contains commonly used UVM components (agents, environments and tests).hero-sdk
â›” DEPRECATED â›” HERO Software Development Kitri5cy_gnu_toolchain
jtag_dpi
JTAG DPI module for SystemVerilog RTL simulationsfpu
axi_llc
neureka
2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clustershyperbus
axi_spi_slave
quantlib
A library to train and deploy quantised Deep Neural Networksclic
RISC-V fast interrupt controlleraxi_node
AXI X-Barserial_link
A simple, scalable, source-synchronous, all-digital DDR linkcroc
A PULP SoC for education, easy to understand and extend with a full flow for a physical design.banshee
occamy
A high-efficiency system-on-chip for floating-point compute workloads.rbe
Reconfigurable Binary Enginesne
gvsoc
Pulp virtual platformaxi_spi_master
hwpe-stream
IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP systemDeeploy
ONNX-to-C Compiler for Heterogeneous SoCsfpu_div_sqrt_mvp
[UNRELEASED] FP div/sqrt unit for transprecisionne16
Neural Engine, 16 input channelstrace_debugger
Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.axi2apb
mibench
The MiBench testsuite, extended for use in general embedded environmentsadv_dbg_if
Advanced Debug Interfacehci
Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster corestrdb
RISC-V processor tracing tools and librarypulp-nn-mixed
pulp-freertos
FreeRTOS for PULPecg-tcn
Official code for ECG-TCN paper accepted for publication on AICAS2021safety_island
A reliable, real-time subsystem for the Carfield SoCELAU
jtag_pulp
AI-deck-workshop
pulp-debug-bridge
Tool to connect the workstation to the pulp targets abd interact with themhier-icache
quadrilatero
matrix-coprocessor for RISC-Vpulp-detector
chimera
riscv-gnu-toolchain
GNU toolchain for PULP and RISC-Vgpio
Parametric GPIO Peripheralcluster_interconnect
hwpe-mac-engine
An example Hardware Processing Engineobi
OBI SystemVerilog synthesizable interconnect IPs for on-chip communicationITA
pulp-rt-examples
fpu_ss
CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessorpulp-builder
apb_timer
APB Timer Unitpulp-transformer
redundancy_cells
SystemVerilog IPs and Modules for architectural redundancy designs.pulp-ethernet
dram_rtl_sim
Love Open Source and this site? Check out how you can help us