• Stars
    star
    491
  • Rank 89,636 (Top 2 %)
  • Language
    C
  • License
    Apache License 2.0
  • Created over 5 years ago
  • Updated 3 months ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

A deep learning-powered visual navigation engine to enables autonomous navigation of pocket-size quadrotor - running on PULP

PULP-DroNet: Judge me by my size, do you? --Yoda, TESB

Authors: Daniele Palossi [email protected] Vlad Niculescu [email protected] Lorenzo Lamberti [email protected] Copyright (C) 2021 ETH Zürich, University of Bologna. All rights reserved.

Videos

PULP Platform Youtube channel (subscribe it!)

Citing

If you use PULP-DroNet in an academic or industrial context, please cite the following publications:

Publications:

  • A 64mW DNN-based Visual Navigation Engine for Autonomous Nano-Drones arXiv preprint -- IEEE IoT Journal
  • An Open Source and Open Hardware Deep Learning-powered Visual Navigation Engine for Autonomous Nano-UAVs arXiv preprint -- IEEE DCOSS
  • Automated Tuning of End-to-end Neural FlightControllers for Autonomous Nano-drones IEEE AICAS
  • Improving Autonomous Nano-Drones Performance via Automated End-to-End Optimization and Deployment of DNNs -- IEEE JETCAS
  • Tiny-PULP-Dronets: Squeezing Neural Networks for Faster and Lighter Inference on Multi-Tasking Autonomous Nano-Drones -- IEEE AICAS
@article{palossi2019pulpdronetIoTJ, 
  author={D. {Palossi} and A. {Loquercio} and F. {Conti} and E. {Flamand} and D. {Scaramuzza} and L. {Benini}}, 
  title={A 64mW DNN-based Visual Navigation Engine for Autonomous Nano-Drones}, 
  journal={IEEE Internet of Things Journal}, 
  doi={10.1109/JIOT.2019.2917066}, 
  ISSN={2327-4662}, 
  year={2019}
}
@inproceedings{palossi2019pulpdronetDCOSS,
  author={D. {Palossi} and F. {Conti} and L. {Benini}},
  booktitle={2019 15th International Conference on Distributed Computing in Sensor Systems (DCOSS)},
  title={An Open Source and Open Hardware Deep Learning-Powered Visual Navigation Engine for Autonomous Nano-UAVs},
  pages={604-611},
  keywords={autonomous navigation, nano-size UAVs, deep learning, CNN, heterogeneous computing, parallel ultra-low power, bio-inspired},
  doi={10.1109/DCOSS.2019.00111},
  ISSN={2325-2944},
  month={May},
  year={2019},
}
@inproceedings{niculescu2021pulpdronetAICAS,
  author={V. {Niculescu} and L. {Lamberti} and D. {Palossi} and L. {Benini}},
  booktitle={2021 IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)},
  title={Automated Tuning of End-to-end Neural FlightControllers for Autonomous Nano-drones},
  pages={},
  keywords={autonomous navigation, nano-size UAVs, deep learning, CNN, heterogeneous computing, parallel ultra-low power, bio-inspired},
  doi={},
  ISSN={},
  month={},
  year={2021},
}
@ARTICLE{pulpdronetv2JETCAS,
  author={Niculescu, Vlad and Lamberti, Lorenzo and Conti, Francesco and Benini, Luca and Palossi, Daniele},
  journal={IEEE Journal on Emerging and Selected Topics in Circuits and Systems}, 
  title={Improving Autonomous Nano-drones Performance via Automated End-to-End Optimization and Deployment of DNNs}, 
  year={2021},
  volume={},
  number={},
  pages={1-1},
  doi={10.1109/JETCAS.2021.3126259}}
@INPROCEEDINGS{lamberti_tinydronet,
  author={Lamberti, Lorenzo and Niculescu, Vlad and Barciś, Michał and Bellone, Lorenzo and Natalizio, Enrico and Benini, Luca and Palossi, Daniele},
  booktitle={2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS)}, 
  title={Tiny-PULP-Dronets: Squeezing Neural Networks for Faster and Lighter Inference on Multi-Tasking Autonomous Nano-Drones}, 
  year={2022},
  volume={},
  number={},
  pages={287-290},
  doi={10.1109/AICAS54282.2022.9869931}}

1. Introduction

What is PULP-Dronet ?

PULP-DroNet is a deep learning-powered visual navigation engine that enables autonomous navigation of a pocket-size quadrotor in a previously unseen environment. Thanks to PULP-DroNet the nano-drone can explore the environment, avoiding collisions also with dynamic obstacles, in complete autonomy -- no human operator, no ad-hoc external signals, and no remote laptop! This means that all the complex computations are done directly aboard the vehicle and very fast. The visual navigation engine is composed of both a software and a hardware part.

  • Software component: The software part is based on the previous DroNet project developed by the RPG from the University of Zürich (UZH). DroNet is a shallow convolutional neural network (CNN) which has been used to control a standard-size quadrotor in a set of environments via remote computation.

  • Hardware components: The hardware soul of PULP-DroNet is an ultra-low power visual navigation module embodied by a pluggable PCB (called shield or deck) for the Crazyflie 2.0/2.1 nano-drone. The shield features a Parallel Ultra-Low-Power (PULP) GAP8 System-on-Chip (SoC) from GreenWaves Technologies (GWT), an ultra-low power HiMax HBM01 camera, and off-chip Flash/DRAM memory; This pluggable PCB has evolved over time, from the PULP-Shield , the first custom-made prototype version developed at ETH Zürich, and its commercial off-the-shelf evolution, the AI-deck.

Evolution of PULP-Dronet

PULP-Dronet-V1:

The first version of PULP-Dronet, which gave the birth to the PULP-Shield: a lightweight, modular and configurable printed circuit board (PCB) with highly optimized layout and a form factor compatible with the Crazyflie nano-sized quad-rotor. We developed a general methodology for deploying state-of-the-art deep learning algorithms on top of ultra-low power embedded computation nodes, like a miniaturized drone, and then we automated the whole process. Our novel methodology allowed us first to deploy DroNet on the PULP-Shield, and then demonstrating how it enables the execution the CNN on board the CrazyFlie 2.0 within only 64-284mW and with a throughput of 6-18 frame-per-second! Finally, we field-prove our methodology presenting a closed-loop fully working demonstration of vision-driven autonomous navigation relying only on onboard resources, and within an ultra-low power budget. See the videos on the PULP Platform Youtube channel: video.

Summary of characteristics:

  • Hardware: PULP-Shield

  • Deep learning framework: Tensorflow/Keras

  • Quantization: fixed-point 16 bits, hand crafted

  • Deployment tool: AutoTiler (early release, developed in collaboration with GreenWaves Technologies)

We release here, as open source, all our code, hardware designs, datasets, and trained networks.

PULP-Dronet-V2:

This follow-up takes advantage of a new commercial-off-the-shelf PCB design based on the PULP-Shield, now developed and distributed by Bitcraze: the AI-deck. Our work focused in automating the whole deployment process of a convolutional neural network, which required significant complexity reduction and fine-grained hand-tuning to be successfully deployed aboard a flying nano-drone. Therefore, we introduce methodologies and software tools to streamline and automate all the deployment stages on a low-power commercial multicore SoC, investigating both academic (NEMO + DORY) and industrial (GAPflow by GreenWaves) tool-sets. We reduced by 2× the memory footprint of PULP-DronetV1, employing a fixed-point 8 bit quantization, achieving a speedup of 1.6× in the inference time, compared to the original hand-crafted CNN, with the same prediction accuracy. Our fully automated deployment methodology allowed us first to deploy DroNet on the AI-Deck, and then demonstrating how it enables the execution the CNN on board the CrazyFlie 2.1 within only 35-102mW and with a throughput of 9-17 frame-per-second!

Summary of characteristics:

  • Hardware: AI-deck

  • Deep learning framework: Pytorch

  • Quantization: fixed-point 8 bits, fully automated (with both academic NEMO and the industrial NNTool)

  • Deployment: fully automated (with both the academic DORY and the industrial AutoTiler)

We release here, as open source, all our code, hardware designs, datasets, and trained networks.

More Repositories

1

axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
SystemVerilog
1,007
star
2

pulpino

An open-source microcontroller system based on RISC-V
C
876
star
3

pulpissimo

This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.
SystemVerilog
381
star
4

ara

The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core
C
365
star
5

pulp

This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.
SystemVerilog
343
star
6

common_cells

Common SystemVerilog components
SystemVerilog
331
star
7

mempool

A 256-RISC-V-core system with low-latency access into shared L1 memory.
C
273
star
8

bender

A dependency management tool for hardware projects.
Rust
232
star
9

snitch

â›” DEPRECATED â›” Lean but mean RISC-V system!
SystemVerilog
218
star
10

cheshire

A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
Verilog
194
star
11

riscv-dbg

RISC-V Debug Support for our PULP RISC-V Cores
SystemVerilog
183
star
12

FlooNoC

A Fast, Low-Overhead On-chip Network
SystemVerilog
131
star
13

pulp-sdk

C
99
star
14

hero

Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software and hardware.
SystemVerilog
94
star
15

iDMA

A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
SystemVerilog
89
star
16

pulp-nn

C
76
star
17

dory

A tool to deploy Deep Neural Networks on PULP-based SoC's
Python
76
star
18

carfield

A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.
Tcl
72
star
19

pulp-riscv-gnu-toolchain

C
72
star
20

spatz

Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
C
71
star
21

register_interface

Generic Register Interface (contains various adapters)
SystemVerilog
68
star
22

pulp_soc

pulp_soc is the core building component of PULP based SoCs
SystemVerilog
63
star
23

morty

A SystemVerilog source file pickler.
Rust
51
star
24

snitch_cluster

An energy-efficient RISC-V floating-point compute cluster.
C
50
star
25

bigpulp

â›” DEPRECATED â›” RISC-V manycore accelerator for HERO, bigPULP hardware platform
SystemVerilog
50
star
26

axi_riscv_atomics

AXI Adapter(s) for RISC-V Atomic Operations
SystemVerilog
43
star
27

nemo

NEural Minimizer for pytOrch
Python
40
star
28

common_verification

SystemVerilog modules and classes commonly used for verification
SystemVerilog
39
star
29

pulp-runtime

Simple runtime for Pulp platforms
C
34
star
30

redmule

SystemVerilog
33
star
31

pulp-dsp

C
32
star
32

quantlab

Shell
32
star
33

RVfplib

Optimized RISC-V FP emulation for 32-bit processors
Assembly
31
star
34

pulp_cluster

The multi-core cluster of a PULP system.
SystemVerilog
31
star
35

fann-on-mcu

C
29
star
36

svase

C++
29
star
37

culsans

Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
C
27
star
38

pulp-trainlib

Floating-Point Optimized On-Device Learning Library for the PULP Platform.
C
26
star
39

tech_cells_generic

Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
SystemVerilog
25
star
40

clint

RISC-V Core Local Interrupt Controller (CLINT)
SystemVerilog
24
star
41

cheshire-ihp130-o

Tcl
24
star
42

stream-ebpc

Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Lukas Cavigelli, Georg Rutishauser, Luca Benini.
SystemVerilog
23
star
43

axi_mem_if

Simple single-port AXI memory interface
SystemVerilog
23
star
44

uvm-components

Contains commonly used UVM components (agents, environments and tests).
SystemVerilog
22
star
45

hero-sdk

â›” DEPRECATED â›” HERO Software Development Kit
Shell
21
star
46

ri5cy_gnu_toolchain

Makefile
21
star
47

jtag_dpi

JTAG DPI module for SystemVerilog RTL simulations
SystemVerilog
21
star
48

fpu

SystemVerilog
21
star
49

axi_llc

SystemVerilog
20
star
50

neureka

2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
SystemVerilog
19
star
51

hyperbus

SystemVerilog
18
star
52

axi_spi_slave

SystemVerilog
18
star
53

quantlib

A library to train and deploy quantised Deep Neural Networks
Python
18
star
54

clic

RISC-V fast interrupt controller
SystemVerilog
18
star
55

axi_node

AXI X-Bar
SystemVerilog
17
star
56

serial_link

A simple, scalable, source-synchronous, all-digital DDR link
SystemVerilog
17
star
57

croc

A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
SystemVerilog
16
star
58

banshee

Rust
16
star
59

occamy

A high-efficiency system-on-chip for floating-point compute workloads.
Python
16
star
60

rbe

Reconfigurable Binary Engine
SystemVerilog
15
star
61

sne

SystemVerilog
15
star
62

gvsoc

Pulp virtual platform
C++
15
star
63

axi_spi_master

SystemVerilog
15
star
64

hwpe-stream

IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system
SystemVerilog
14
star
65

Deeploy

ONNX-to-C Compiler for Heterogeneous SoCs
Python
14
star
66

fpu_div_sqrt_mvp

[UNRELEASED] FP div/sqrt unit for transprecision
SystemVerilog
13
star
67

ne16

Neural Engine, 16 input channels
SystemVerilog
13
star
68

trace_debugger

Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.
SystemVerilog
12
star
69

axi2apb

SystemVerilog
12
star
70

mibench

The MiBench testsuite, extended for use in general embedded environments
C
12
star
71

adv_dbg_if

Advanced Debug Interface
SystemVerilog
12
star
72

hci

Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores
SystemVerilog
12
star
73

trdb

RISC-V processor tracing tools and library
C
12
star
74

pulp-nn-mixed

C
11
star
75

pulp-freertos

FreeRTOS for PULP
C
11
star
76

ecg-tcn

Official code for ECG-TCN paper accepted for publication on AICAS2021
Python
11
star
77

safety_island

A reliable, real-time subsystem for the Carfield SoC
C
11
star
78

ELAU

SystemVerilog
10
star
79

jtag_pulp

Verilog
10
star
80

AI-deck-workshop

Assembly
10
star
81

pulp-debug-bridge

Tool to connect the workstation to the pulp targets abd interact with them
C++
10
star
82

hier-icache

SystemVerilog
10
star
83

quadrilatero

matrix-coprocessor for RISC-V
C
10
star
84

pulp-detector

C
10
star
85

chimera

Python
9
star
86

riscv-gnu-toolchain

GNU toolchain for PULP and RISC-V
C
9
star
87

gpio

Parametric GPIO Peripheral
SystemVerilog
9
star
88

cluster_interconnect

SystemVerilog
9
star
89

hwpe-mac-engine

An example Hardware Processing Engine
SystemVerilog
9
star
90

obi

OBI SystemVerilog synthesizable interconnect IPs for on-chip communication
SystemVerilog
9
star
91

ITA

SystemVerilog
9
star
92

pulp-rt-examples

C
8
star
93

fpu_ss

CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor
SystemVerilog
8
star
94

pulp-builder

Shell
8
star
95

apb_timer

APB Timer Unit
SystemVerilog
8
star
96

pulp-transformer

C
8
star
97

redundancy_cells

SystemVerilog IPs and Modules for architectural redundancy designs.
SystemVerilog
8
star
98

pulp-ethernet

SystemVerilog
8
star
99

dram_rtl_sim

SystemVerilog
8
star
100

pulp-actions

Python
7
star