Discover @orerunsewe Open Source projects

Ore (@orerunsewe)

orerunsewe

Stars
5
Global Rank 1,435,387 (Top 50 %)
Followers 2
Registered over 6 years ago
Most used languages

VHDL 60.0 %

C++
20.0 %

Assembly
20.0 %
Location 🇺🇸 United States
Country Total Rank 217,931
Country Ranking

VHDL 306

Assembly
2,650

ECE4180_Project

registers-1bit-16bit-16bitpc-16to3bitnzp

This contains VHDL description for a 1 bit register, a 16 bit register, a 16 bit Program Counter (PC) and a 16 bit to 3 bit NZP logic register. Testbenches are generated for each register as well as input and output test vectors generated with MATLAB. I also added the .do files for the simulations of each register.

MAR-16to9bits-MDR-2x16to16bits-VHDL

VHDL design for MAR and MDR with test vectors using MATLAB

MIPSproject3

simple-ALU

A simple 2x16 bit input to a 16 bit output Arithmetic Logic Unit (ALU). Conditional signal assignments are used in the architecture of this ALU, which is designed with AND, OR, ADD and NOT functions. Test vectors are generated using MATLAB