yasnakateb/Blinky yasnakateb/Blinky

  • Stars
    star
    1
  • Language Verilog
  • Created almost 5 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
yasnakateb/Blinky
github

yasnakateb

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

💡A Quartus II project testing the functionality of the Altera Cyclone IV EP4CE6E22C8N board

More Repositories

1

PipelinedARM

💎 A 32-bit ARM Processor Implementation in Verilog HDL
Verilog
16
star
2

Chatroom

🗣 Chatroom in Rust
Rust
14
star
3

NoCRouter

👶🏻 My first baby steps into the world of NoC
Verilog
8
star
4

CGRAs

Coarse Grained Reconfigurable Arrays with Chisel3
Scala
8
star
5

MIPSProcessor

🔮 A 32-bit MIPS Processor Implementation in Verilog HDL
Verilog
5
star
6

PipelinedMIPS

🔮 A 16-bit MIPS Processor Implementation in Verilog HDL
Verilog
4
star
7

WMController

✨🐾✨ A Control System for Washing Machine in Verilog HDL
Verilog
3
star
8

USSalPrediction

💰 Salary prediction
HTML
1
star
9

ChiselNotes

Chisel3 examples
Verilog
1
star
10

UARTCommunication

☎️ UART Communication Implementation in Verilog HDL
Verilog
1
star
11

Dartris

🏳️ A simple Tetris Game in Dart. Just for fun.
Dart
1
star
12

MSCAllocator

A simple allocator for experimental purposes
C
1
star
13

SdramController

🛠 A SDRAM controller in Verilog HDL
Verilog
1
star
14

AES

🔐 Hardware Implementation Of AES Algorithm in Verilog HDL
Verilog
1
star
15

FIFOMemory

📍 A FIFO Memory Implementation in Verilog HDL
Verilog
1
star