taichi-ishitani/rice taichi-ishitani/rice

  • Stars
    star
    7
  • Rank 2,283,082 (Top 46 %)
  • Language SystemVerilog
  • License
    Apache License 2.0
  • Created about 1 year ago
  • Updated about 1 year ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
taichi-ishitani/rice
github

taichi-ishitani

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

More Repositories

1

tvip-axi

AMBA AXI VIP
SystemVerilog
348
star
2

tnoc

Network on Chip Implementation written in SytemVerilog
SystemVerilog
150
star
3

tvip-apb

Verification IP for AMBA APB Protocol
SystemVerilog
23
star
4

tue

Useful UVM extensions
SystemVerilog
20
star
5

rupkl

Pkl parser for Ruby
Ruby
18
star
6

rggen

This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).
Ruby
16
star
7

rb_json5

JSON5 parser for Ruby
Ruby
15
star
8

tvip-common

SystemVerilog
11
star
9

tbcm

Basic Common Modules
SystemVerilog
9
star
10

stdgems-version

Ruby
3
star
11

sv_hackathon_2014

SystemVerilog
3
star
12

pzbcm_veryl

pzbcm written in veryl
3
star
13

rggen-building-block-rtl

RgGen Building Block for RTL Generation
SystemVerilog
2
star
14

systemrdl

Ruby
2
star
15

rggen-building-block-ral

RgGen Building Block For RAL Model Generation
SystemVerilog
2
star
16

rggen-sample-testbench

SystemVerilog
1
star
17

systemrdl-old

Ruby
1
star
18

introduction_of_inside_operator

inside 演算子の紹介
SystemVerilog
1
star
19

rtl_with_di

RTL で依存性の注入（っぽいこと）をする
SystemVerilog
1
star
20

tvip

SystemVerilog
1
star
21

ruport-wiki-table-formatter

Wiki Table Fomatter for Ruport
Ruby
1
star
22

rggen-building-block-c_header

RgGen Building Block for C Header File Generation
C
1
star
23

bch

SystemVerilog
1
star
24

rggen-sample

SystemVerilog
1
star