Taichi Ishitani (@taichi-ishitani)
github

taichi-ishitani

Twitter logo Share LinkedIn logo Share Facebook logo Share
  • Stars
    star
    651
  • Global Rank 45,807 (Top 2 %)
  • Followers 179
  • Following 29
  • Registered almost 12 years ago
  • Most used languages
    SystemVerilog     66.7 %
    Ruby
         29.2 %
    C
         4.2 %
  • Location ๐Ÿ‡ฏ๐Ÿ‡ต Japan
  • Country Total Rank 1,307
  • Country Ranking
    SystemVerilog     1
    Ruby
         438
    C
         3,074

Top repositories

1

tvip-axi

AMBA AXI VIP
SystemVerilog
348
star
2

tnoc

Network on Chip Implementation written in SytemVerilog
SystemVerilog
150
star
3

tvip-apb

Verification IP for AMBA APB Protocol
SystemVerilog
23
star
4

tue

Useful UVM extensions
SystemVerilog
20
star
5

rupkl

Pkl parser for Ruby
Ruby
18
star
6

rggen

This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).
Ruby
16
star
7

rb_json5

JSON5 parser for Ruby
Ruby
15
star
8

tvip-common

SystemVerilog
11
star
9

tbcm

Basic Common Modules
SystemVerilog
9
star
10

rice

SystemVerilog
7
star
11

stdgems-version

Ruby
3
star
12

sv_hackathon_2014

SystemVerilog
3
star
13

pzbcm_veryl

pzbcm written in veryl
3
star
14

rggen-building-block-rtl

RgGen Building Block for RTL Generation
SystemVerilog
2
star
15

systemrdl

Ruby
2
star
16

rggen-building-block-ral

RgGen Building Block For RAL Model Generation
SystemVerilog
2
star
17

rggen-sample-testbench

SystemVerilog
1
star
18

systemrdl-old

Ruby
1
star
19

introduction_of_inside_operator

inside ๆผ”็ฎ—ๅญใฎ็ดนไป‹
SystemVerilog
1
star
20

rtl_with_di

RTL ใงไพๅญ˜ๆ€งใฎๆณจๅ…ฅ๏ผˆใฃใฝใ„ใ“ใจ๏ผ‰ใ‚’ใ™ใ‚‹
SystemVerilog
1
star
21

tvip

SystemVerilog
1
star
22

ruport-wiki-table-formatter

Wiki Table Fomatter for Ruport
Ruby
1
star
23

bch

SystemVerilog
1
star
24

rggen-building-block-c_header

RgGen Building Block for C Header File Generation
C
1
star
25

rggen-sample

SystemVerilog
1
star