bmartini/zynq-xdma bmartini/zynq-xdma

  • Stars
    star
    86
  • Rank 382,193 (Top 8 %)
  • Language
    C
  • Created over 11 years ago
  • Updated almost 10 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
bmartini/zynq-xdma
github

bmartini

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Linux Driver for the Zynq FPGA DMA engine

More Repositories

1

zynq-axis

Hardware, Linux Driver and Library for the Zynq AXI DMA interface
Verilog
98
star
2

verilog-arbiter

A look ahead, round-robing parametrized arbiter written in Verilog.
Verilog
40
star
3

cnn-coprocessor

Convolutional Neural Networks Coprocessor
Verilog
10
star
4

vpw-testbench

Verilator Python Wrapper and testbench framework
Python
6
star
5

zynq-uflow

Linux UIO Driver for the Zynq AXI4Lite interface
C
5
star
6

vdent

Verilog Indenter. Simple indent program for Verilog source code. Trims end of line white space and indents lines based on nested depth of code blocks.
C++
4
star
7

zedboard-vivado-loopback

Zedboard loopback Vivado project for use with the zynq-xdma driver
Verilog
3
star
8

worker-threads

Simple boss & long lived worker pthread example
C
3
star
9

skid-buffer

Verilog Skid Buffer
Verilog
3
star
10

cpvdep

Copy Verilog source files and all 'included' dependencies.
Shell
2
star
11

system-rdl-generator

Simple examples of SystemRDL generators
Python
2
star
12

bitter-build-utility

Build utility for working with Xilinx tools on the command line
Python
1
star
13

hdl-axi-common

Common HDL AXI modules
SystemVerilog
1
star
14

verilog-cdc

Selection of Clock Domain Crossing modules
SystemVerilog
1
star
15

fifo-in-c

FIFO written in C of fixed size that will drop data if full
C
1
star
16

zedboard-simple-loopback

Zedboard loopback PlanAhead project for use with the zynq-xdma driver
Verilog
1
star
17

stream-filter

Streaming Convolutional Filter
Verilog
1
star
18

streaming-convolution

A streaming convolution engine
Python
1
star