PrayagS/MIPS_16bit PrayagS/MIPS_16bit

  • Stars
    star
    4
  • Rank 3,304,323 (Top 66 %)
  • Language Verilog
  • Created about 5 years ago
  • Updated almost 5 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
PrayagS/MIPS_16bit
github

PrayagS

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

16-bit MIPS processor implemented in Verilog (as a part of Computer Organisation course)

More Repositories

1

polybar-spotify

🎵 Spotify status and controls module for Polybar with text scrolling
Shell
536
star
2

Dayummunication

Making digital communication look dayumm!
Jupyter Notebook
9
star
3

dotfiles

ls $HOME -lah • Powered by anishathalye/dotbot
Shell
3
star
4

Seriation-in-Paleontological-Data-using-MCMC

Python implementation of the research paper with the same title published in the PLOS Computational Biology journal. Link to the paper: https://doi.org/10.1371/journal.pcbi.0020006
C
2
star
5

PrayagS

1
star
6

Sneaky_Series

ICP-2018 project of Yashraj Kakkad and Prayag Savsani
C
1
star
7

SciLab_Exercises

SciLab exercises from Signals & Systems course
Scilab
1
star
8

dwm

My build of dwm. Not updated as shifted to i3.
C
1
star
9

kv-store

Simple key-value store service which supports subscription to pull changes
Go
1
star