tommythorn/kbe tommythorn/kbe

  • Stars
    star
    1
  • Language
    Python
  • License
    ISC License
  • Created almost 3 years ago
  • Updated 11 months ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
tommythorn/kbe
github

tommythorn

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

More Repositories

1

Reduceron

FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA softcore for running lazy functional programs, including hardware garbage collection. Reduceron has been implemented on various FPGAs with clock frequency ranging from 60 to 150 MHz depending on the FPGA. A high degree of parallelism allows Reduceron to implement graph evaluation very efficiently. This fork aims to continue development on this, with a view to practical applications. Comments, questions, etc are welcome.
Haskell
420
star
2

yarvi

Yet Another RISC-V Implementation
Roff
82
star
3

fpgammix

Partial implementation of Knuth's MMIX processor (FPGA softcore)
C
46
star
4

yari

YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includes a complete SoC, simulator, GDB stub, scripts, and various examples.
C
43
star
5

Paperlike-Raspberry-Pi-4

How to use a Dasung Paperlike HD-F, HD-FT, and Paperlike 253 with Raspberry Pi 4 [and other hosts?]
21
star
6

virtual-nascom

SDL-based Nascom 2 emulator
Assembly
11
star
7

BeMicro-CV

A "hello world" style designs for the Cyclone V based $49 Arrow BeMicro CV
VHDL
10
star
8

spleentt-5x8-font

Tiny 5x8 bitmap font based on spleen and creep, useful for low-resolution displays
Rust
9
star
9

verilator-demo

A very simple example of how to use Verilator
C++
6
star
10

NCL-examples

A collection of Null Convention Logic examples, simulated and synthesized for FPGA
Verilog
3
star
11

OrangeCrab_Hello

Simple OrangeCrab Verilog design using LED and serial IO
Verilog
2
star
12

expjit3

Proof of concept dynamic code generation
C
2
star
13

dirac-spec-errata

Bug-fixed version of the official specification of the Dirac wavelet based video codec
2
star
14

gdb-duel

DUEL - A high level language for debugging C programs (by Michael Golan)
1
star
15

bemicro_cva9_jtaguart

Small example design for BeMicro CV-A9 using JTAGUART and LEDs
Verilog
1
star
16

verilog-sim-bench

Verilog simulation workload extracted from Reduceron
Verilog
1
star
17

bp

Fun with branch predictors
Rust
1
star
18

rust-verilog-cosim

Small example of how to co-simulate a Rust model against a Verilog implementation, using Verilator
1
star
19

0toasic

Stuff I did for Matt Venn's Zero-to-ASIC course
Verilog
1
star
20

tinyc-in-rust

Marc Feeley's Tiny-C compiler, rewritten in Rust
Rust
1
star
21

jsnascom

Nascom 2 emulator in the browser
JavaScript
1
star
22

yarvi3

Slice
1
star
23

no-time-for-squares

VGA Clock Design For Tiny Tapeout 05
Verilog
1
star
24

lisp

A version of John McCarthy's tiny Lisp (in C) with added CDR-coding
C
1
star
25

multisim

MultiSim is Yet Another CPU Simulator which purpose in life is to allow easy experimentation with various implementation strategies, such as superscalar in-order, sscalar out-of-order, speculative sscalar out-of-order, etc.
C
1
star