ryuz/zybo_dvi_tx ryuz/zybo_dvi_tx

  • Stars
    star
    5
  • Rank 2,861,937 (Top 57 %)
  • Language Verilog
  • Created almost 10 years ago
  • Updated over 9 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
ryuz/zybo_dvi_tx
github

ryuz

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

More Repositories

1

BinaryBrain

Binary Neural Network Framework for FPGA(Differentiable LUT)
C++
138
star
2

jelly

Original FPGA platform
Verilog
50
star
3

hos-v4a

HOS-V4 Advance (uITRON4.0 Real-Time OS) local version
C
10
star
4

ultra96v2_multi_io

ultra96v2_multi_io board (KiCAD)
5
star
5

qrunch_blog

qrunchサービス終了時のブログ記事
4
star
6

pudding-rtos

Rust で RTOS を書いてみようという試み
3
star
7

jellyvl

veryl を試してみる
SystemVerilog
2
star
8

ultra96v2_mipi_csi

ultra96v2_mipi_csi board (KiCAD)
2
star
9

pudding-kernel

kernel for Pudding-RTOS
Rust
1
star
10

study_uvm

uvmの勉強用
SystemVerilog
1
star
11

ultra96v2_glasses

ultra96v2_glasses board (KiCAD)
1
star
12

jelly-mem_access

Memory Mapped I/O access library for Rust
Rust
1
star