rkrajnc/mandelbrot_fpga rkrajnc/mandelbrot_fpga

  • Stars
    star
    5
  • Rank 2,861,937 (Top 57 %)
  • Language Verilog
  • License
    GNU General Publi...
  • Created over 4 years ago
  • Updated almost 4 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
rkrajnc/mandelbrot_fpga
github

rkrajnc

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Mandelbrot set implemented on an FPGA

More Repositories

1

minimig-mist

Minimig for the MiST board
Verilog
63
star
2

minimig-de1

Minimig for the DE1 board
Verilog
48
star
3

sd2iec

sd2iec from http://sd2iec.de/sd2iec.git
C
36
star
4

minimig-upstream

Minimig
C
12
star
5

or1200-qmem

OR1200 - Openrisc 1200 soft-core CPU from opencores.org with added external QMEM bus.
Verilog
6
star
6

PlusToo

PlusToo from http://www.bigmessowires.com/plus-too/
Verilog
6
star
7

minsoc

minsoc from opencores.net
Verilog
5
star
8

orpsocv2

orpsocv2 from opencores.org
Verilog
3
star
9

netsid

SID chip
3
star
10

z3sdram

Automatically exported from code.google.com/p/z3sdram
Verilog
3
star
11

gideonz_1541ultimate

C
3
star
12

qsoc

Verilog
2
star
13

amber

amber core from opencores.org
Verilog
2
star