rkrajnc/minimig-de1 rkrajnc/minimig-de1

  • Stars
    star
    48
  • Rank 594,835 (Top 12 %)
  • Language Verilog
  • License
    GNU General Publi...
  • Created almost 13 years ago
  • Updated over 2 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
rkrajnc/minimig-de1
github

rkrajnc

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Minimig for the DE1 board

More Repositories

1

minimig-mist

Minimig for the MiST board
Verilog
63
star
2

sd2iec

sd2iec from http://sd2iec.de/sd2iec.git
C
36
star
3

minimig-upstream

Minimig
C
12
star
4

or1200-qmem

OR1200 - Openrisc 1200 soft-core CPU from opencores.org with added external QMEM bus.
Verilog
6
star
5

PlusToo

PlusToo from http://www.bigmessowires.com/plus-too/
Verilog
6
star
6

mandelbrot_fpga

Mandelbrot set implemented on an FPGA
Verilog
5
star
7

minsoc

minsoc from opencores.net
Verilog
5
star
8

orpsocv2

orpsocv2 from opencores.org
Verilog
3
star
9

netsid

SID chip
3
star
10

z3sdram

Automatically exported from code.google.com/p/z3sdram
Verilog
3
star
11

gideonz_1541ultimate

C
3
star
12

qsoc

Verilog
2
star
13

amber

amber core from opencores.org
Verilog
2
star