Rok Krajnc (@rkrajnc)
github

rkrajnc

Twitter logo Share LinkedIn logo Share Facebook logo Share
  • Stars
    star
    225
  • Global Rank 108,445 (Top 4 %)
  • Followers 67
  • Following 38
  • Registered almost 13 years ago
  • Most used languages
    Verilog     76.9 %
    C
         23.1 %
  • Location 🇸🇮 Slovenia
  • Country Total Rank 78
  • Country Ranking
    Verilog     1
    C
         16

Top repositories

1

minimig-mist

Minimig for the MiST board
Verilog
63
star
2

minimig-de1

Minimig for the DE1 board
Verilog
47
star
3

sd2iec

sd2iec from http://sd2iec.de/sd2iec.git
C
36
star
4

minimig-upstream

Minimig
C
12
star
5

or1200-qmem

OR1200 - Openrisc 1200 soft-core CPU from opencores.org with added external QMEM bus.
Verilog
6
star
6

PlusToo

PlusToo from http://www.bigmessowires.com/plus-too/
Verilog
6
star
7

mandelbrot_fpga

Mandelbrot set implemented on an FPGA
Verilog
5
star
8

minsoc

minsoc from opencores.net
Verilog
5
star
9

orpsocv2

orpsocv2 from opencores.org
Verilog
3
star
10

netsid

SID chip
3
star
11

z3sdram

Automatically exported from code.google.com/p/z3sdram
Verilog
3
star
12

qsoc

Verilog
2
star
13

gideonz_1541ultimate

C
2
star
14

amber

amber core from opencores.org
Verilog
2
star