raja-aadhithan/B.Sc_Verilog raja-aadhithan/B.Sc_Verilog

  • Stars
    star
    1
  • Language SystemVerilog
  • Created about 3 years ago
  • Updated about 3 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
raja-aadhithan/B.Sc_Verilog
github

raja-aadhithan

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Basic Code of Verilog Programs, UG Level

More Repositories

1

Router-1x3-Design

Router with 3 FIFOs , synchronizer, FSM, and a register is built and verified using UVM. The router accepts data packets on a single 8-bit port and routes them to one of the three output channels - channel 0, channel 1 and channel 2.
SystemVerilog
4
star
2

Maven_silicon_Verilog

Verilog Programs used for advanced VLSI Design
Verilog
2
star
3

System-Verilog

Labs on System Verilog
Verilog
1
star
4

LabView

Lab work on Signal Processing
1
star
5

Multisim

Nope! there is no code in this repository, just pure circuits.
Assembly
1
star
6

Fedora

to sync terminal commands
Shell
1
star
7

MATLAB

Include mini projects and Lab works of M.Sc. program
HTML
1
star
8

UVM

UVM Drivers to Scoreboards... this repository has the codes split up and spilled up, assemble those and you get a RAM UVM test bench
SystemVerilog
1
star
9

M.Tech_Verilog

Files coded on projects and labs
Verilog
1
star
10

Perl-Maven

Perl as a Scripting language for CAD tools
Perl
1
star
11

CheatSheet

Shell
1
star
12

VHDL

VHDL codes for small circuits as LAb work
VHDL
1
star
13

Keil

assembly codes as lab work
Assembly
1
star
14

HDLBits

https://hdlbits.01xz.net/
Verilog
1
star
15

raja-aadhithan

Not sure when this repository gets saturated.
1
star
16

Python

Python as a Scripting language for CAD tools
Python
1
star
17

RTL-design-for-MATLAB-model

Final semester project
Verilog
1
star
18

LTSPICE

Circuit design based on MOSFETs
AGS Script
1
star