Discover @raja-aadhithan Open Source projects

Raja Aadhithan (@raja-aadhithan)

raja-aadhithan

Stars
8
Global Rank 1,106,139 (Top 39 %)
Followers 3
Registered about 4 years ago
Most used languages

Verilog 29.4 %

SystemVerilog 17.6 %

Assembly
11.8 %

Shell
11.8 %

AGS Script 5.9 %

Perl
5.9 %

VHDL 5.9 %

HTML
5.9 %

Python
5.9 %
Location 🇮🇳 India
Country Total Rank 22,505
Country Ranking

SystemVerilog 12

AGS Script 15

VHDL 87

Verilog 98

Perl
147

Assembly
166

Shell
2,207

Router-1x3-Design

Router with 3 FIFOs , synchronizer, FSM, and a register is built and verified using UVM. The router accepts data packets on a single 8-bit port and routes them to one of the three output channels - channel 0, channel 1 and channel 2.

Maven_silicon_Verilog

Verilog Programs used for advanced VLSI Design

System-Verilog

Labs on System Verilog

LabView

Lab work on Signal Processing

Multisim

Nope! there is no code in this repository, just pure circuits.

B.Sc_Verilog

Basic Code of Verilog Programs, UG Level

Fedora

to sync terminal commands

MATLAB

Include mini projects and Lab works of M.Sc. program

UVM

UVM Drivers to Scoreboards... this repository has the codes split up and spilled up, assemble those and you get a RAM UVM test bench

M.Tech_Verilog

Files coded on projects and labs

Perl-Maven

Perl as a Scripting language for CAD tools

CheatSheet

VHDL

VHDL codes for small circuits as LAb work

Keil

assembly codes as lab work

HDLBits

https://hdlbits.01xz.net/

raja-aadhithan

Not sure when this repository gets saturated.

Python

Python as a Scripting language for CAD tools

RTL-design-for-MATLAB-model

Final semester project

LTSPICE

Circuit design based on MOSFETs