cpehle/bsg_ip_cores cpehle/bsg_ip_cores

  • Stars
    star
    1
  • Language Coq
  • License
    Other
  • Created almost 7 years ago
  • Updated almost 7 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
cpehle/bsg_ip_cores
github

cpehle

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Mirror of bsg_ip_cores on bitbucket

More Repositories

1

ncore

A RISC-V processor in system verilog
C++
12
star
2

platon

A programming language
OCaml
4
star
3

aedat

AEDAT 3.1 and AEDAT 4.0 address event decoding in C++
C++
3
star
4

lean-mlir

MLIR bindings for lean4
3
star
5

bn

a minimal dependency free way of generating ninja build files for lean4 packages
Lean
2
star
6

rules_verilog

Verilog build rules for bazel.
Python
2
star
7

x64_jit

C++
2
star
8

cascade

Cycle based C++ hardware simulation infrastructure
C++
2
star
9

aurora

Prototype implementation of aurora link
SystemVerilog
1
star
10

emulating-quantum-computation-with-ann

An implementation of quantum gates with SNN / ANN.
Python
1
star
11

neuromorphic-quantum-computing

Repository with Code and Data to reproduce https://arxiv.org/abs/2005.01533
1
star
12

lean4-mlir

1
star
13

beth

Power Instruction Set tools
Haskell
1
star
14

minos

naive graph algorithm playground
Python
1
star
15

pybind11gen

Generate python bindings via pybind11 and libclang
Python
1
star
16

iota

Haskell
1
star
17

bsg_riscv

Assembly
1
star
18

lean4-plugin-example

Shell
1
star