pmezydlo/BeagleWire pmezydlo/BeagleWire

  • Stars
    star
    45
  • Rank 624,037 (Top 13 %)
  • Language Verilog
  • License
    GNU General Publi...
  • Created over 7 years ago
  • Updated about 6 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
pmezydlo/BeagleWire
github

pmezydlo

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017

More Repositories

1

SPI_slave_driver_implementation

The project enables easy to implement realization of SPI slave for McSPI controller.
C
59
star
2

BBB_PRUSSv2_SM

BeagleBone Black - Simple PRUSSv2 driver for stepper motor.
OpenEdge ABL
6
star
3

DE0-Nano-SOC-VGA

VGA RGB 8 colors 640x480 60Hz
Verilog
3
star
4

Oscilloscope_LAN_data_capture

Capture the data of a Rigol DS1000Z series oscilloscope by LAN only, using python and postgresql, no USB and no Rigol drivers.
Python
3
star