There are no reviews yet. Be the first to send feedback to the community and the maintainers!
clusterv-soc
Quad cluster of RISC-V cores with peripherals and local memoryfwrisc-s
uvm-sc
UVM SystemC source, with my own additionssveditor-ref-designs
Reference designs for use in SVEditor benchmarkingegtkwave
GTKWave embedded in Eclipsesv_bfms
SystemVerilog BFMs with bindings for UVM, etcsocblox
Packaged open-source IP blocks and tools for easily assembling system-on-chip designscaravel_fwpayload
Test project for the Open MPW shuttlebmk
Bare-Metal Kernel framework for embedded environmentswb_sys_ip
Core IP for creating wishbone systemsciostream
Cython wrapper around C++ iostreampsi
codbg
Hw/Sw co-debug tool combining GTKWave and GDBuex
Portable Micro-Executor Frameworkrocket_soc
Simple SoC based around the rocket-chip RISC-V generatorcocotb-sc
SystemC binding that supports running cocotb in a SystemC environmentsimscripts
Basic simulation script and makefiles for executing simulation-based testsfpgamgr
Management software for embedded processors connected to an FPGA fabricoc_wb_ip
Wishbone-based IP blocks from opencores.org wrapped up with SystemVerilog interfacescudd
Mirror of CUDD 3.0.0, with the addition of CMake-based builduvm_sdv
Software-Driven Verification extension library for UVMcoremesh
SoC composed of 2d mesh of cores with chip-to-chip connectivitymballance.github.io
Github Pageswb_dma
fwrisc-piton-soc
SoC involving fwrisc and and the openpiton interconnectucoro
Experimental micro co-routine implementation for embedded systemsfpio
FIFO Protocol I/O blockstd_protocol_if
Provides SystemVerilog interface definitions for standard protocols, such as AXI4, Wishbone, etcsynthscripts
Synthesis scriptsPeakRDL-pss
PSS export generator for PeakRDLLove Open Source and this site? Check out how you can help us