mballance/clusterv-soc mballance/clusterv-soc

  • Stars
    star
    20
  • Rank 1,121,974 (Top 23 %)
  • Language Verilog
  • License
    Apache License 2.0
  • Created over 3 years ago
  • Updated almost 3 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
mballance/clusterv-soc
github

mballance

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Quad cluster of RISC-V cores with peripherals and local memory

More Repositories

1

fwrisc-s

Assembly
9
star
2

amba_sys_ip

AMBA-protocol system IP
SystemVerilog
9
star
3

uvm-sc

UVM SystemC source, with my own additions
C++
6
star
4

sveditor-ref-designs

Reference designs for use in SVEditor benchmarking
Assembly
5
star
5

egtkwave

GTKWave embedded in Eclipse
C
4
star
6

sv_bfms

SystemVerilog BFMs with bindings for UVM, etc
SystemVerilog
4
star
7

socblox

Packaged open-source IP blocks and tools for easily assembling system-on-chip designs
SystemVerilog
3
star
8

caravel_fwpayload

Test project for the Open MPW shuttle
Verilog
2
star
9

bmk

Bare-Metal Kernel framework for embedded environments
C
2
star
10

wb_sys_ip

Core IP for creating wishbone systems
SystemVerilog
2
star
11

ciostream

Cython wrapper around C++ iostream
C++
2
star
12

psi

C++
2
star
13

codbg

Hw/Sw co-debug tool combining GTKWave and GDB
C++
2
star
14

uex

Portable Micro-Executor Framework
C
2
star
15

rocket_soc

Simple SoC based around the rocket-chip RISC-V generator
SystemVerilog
2
star
16

cocotb-sc

SystemC binding that supports running cocotb in a SystemC environment
2
star
17

simscripts

Basic simulation script and makefiles for executing simulation-based tests
Makefile
1
star
18

fpgamgr

Management software for embedded processors connected to an FPGA fabric
C++
1
star
19

oc_wb_ip

Wishbone-based IP blocks from opencores.org wrapped up with SystemVerilog interfaces
SystemVerilog
1
star
20

cudd

Mirror of CUDD 3.0.0, with the addition of CMake-based build
C
1
star
21

uvm_sdv

Software-Driven Verification extension library for UVM
C
1
star
22

coremesh

SoC composed of 2d mesh of cores with chip-to-chip connectivity
Verilog
1
star
23

mballance.github.io

Github Pages
CSS
1
star
24

wb_dma

Verilog
1
star
25

fwrisc-piton-soc

SoC involving fwrisc and and the openpiton interconnect
1
star
26

ucoro

Experimental micro co-routine implementation for embedded systems
C++
1
star
27

fpio

FIFO Protocol I/O block
SystemVerilog
1
star
28

std_protocol_if

Provides SystemVerilog interface definitions for standard protocols, such as AXI4, Wishbone, etc
SystemVerilog
1
star
29

synthscripts

Synthesis scripts
Tcl
1
star
30

PeakRDL-pss

PSS export generator for PeakRDL
Python
1
star