marknsikora/vga_ip marknsikora/vga_ip

  • Stars
    star
    2
  • Language Verilog
  • Created over 9 years ago
  • Updated over 9 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
marknsikora/vga_ip
github

marknsikora

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

VGA IP for Nexys 4 DDR board

More Repositories

1

ov7670_axi_stream_capture

Convert inputs from an OV7670 camera into an AXI stream
VHDL
6
star
2

G4_stereoscopic_depth

Project for a Nexys 4 DDR board to do stereoscopic depth detection using two ov7670 cameras
C
5
star
3

ov7670_i2c_controller

IP to initialize an ov7670 camera over I2C
Verilog
3
star
4

stereoscopic_comperator_ip

IP to produce a depth field from two AXI streams
Verilog
2
star
5

perl-hyperscan

Perl bindings to the Intel hyperscan regular expression library
XS
2
star
6

advent2021

https://adventofcode.com/2021
J
2
star
7

advent2020

https://adventofcode.com/2020
Prolog
1
star