There are no reviews yet. Be the first to send feedback to the community and the maintainers!
async_fifo
A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilogaxi-crossbar
An AXI4 crossbar implementation in SystemVerilogsvut
SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!cdc
Repository gathering basic modules for CDC purposesvlogger
SystemVerilog Loggerfriscv
RISCV CPU implementation in SystemVerilogbster
Implementation of a binary search tree algorithm in a FPGA/ASIC IPmeduram
Multi-port BRAM IP for ASIC and FPGAzsh-quotify
A Zsh plugin printing coding quotes or haiku on startupdotfiles
Zsh, Neovim & Tmux dotfilesvim-veritoolbox
Vim plugin to work easier with Verilog & SystemVerilogchacha20
Chacha20 Implementation in SystemVerilog for FPGA and ASICchacha20.c
Basic implementation of Chacha2 algorithm in Cpool_arena.c
Pool arena implementationvim-cheatsheet
Cheatsheet trying to gather the essential of Vim as an editing languagevim-markdown-tool
Markdown plugin for Vim provide facilities to write docs.vim-commenter
Basic Vim / Neovim comment plugin, working on current line or on visual selectiontftutorials
TensorFlow Tutorials from official websitevcd
binary-tree
A python implementation of binary treedark-tech
ml.stanford
My programing execrcises for Andrew Ng Machine Learning Courseufldl-mlnn-tutorial
UFLDL Tutorial - Multi layer neural network tutorialLove Open Source and this site? Check out how you can help us