• Stars
    star
    1
  • Language SystemVerilog
  • Created almost 3 years ago
  • Updated over 2 years ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Proof of Concept of a simple Network on a Chip on SystemVerilog