Discover Noris4est/UART-FPGA-Verilog-HDL Open Source project

Stars
1
Language Verilog
Created over 4 years ago
Updated over 4 years ago

Noris4est

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

In this project, I am developing an interface for the FPGA platform that implements the UART protocol. Hardware description language selected by Verilog

I2C-FPGA-Verilog-HDL

In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardware description language.

Verilog

SPI-FPGA-Verilog-HDL

In this project, I am developing a verilog SPI interface for FPGA

Verilog

PWM-FPGA-VERILOG

I am developing a PWM parametric module.

Verilog

image-tracing-in-camera

image forming by a non-ideal lens with a round pupil

MATLAB

RISE_EDGE_PULSE_LENGTH_CONVERTER

Here I am developing a pulse length converter

Verilog

Pulse-shortening-device-FPGA-VERILOG-HDL

In this project, I am developing a signal shortener (single-osc).

Verilog

Debounce-FPGA-Verilog-HDL

In this project, I develop bounce suppression systems for attaching electro-mechanical elements to an FPGA

Verilog

cpp-plot-library

Проект предоставляет функционал по построению графиков различной степени сложности с использованием c++ и opencv

geometric-shape-classification

В данном проекте реализуется решение задачи классификации геометрических фигур в условиях сложной фоно-целевой обстановки

MATLAB

custom-histogram-equalization

Реализуется алгоритм эквализации гистограммы изображения с получением квазиравномерного распределения частот интенсивностей с настраиваемой точностью

Noris4est/UART-FPGA-Verilog-HDL

Noris4est

Reviews

Repository Details

More Repositories