Explore @riscv-non-isa Open Source projects

RISC-V Non-ISA Specifications (@riscv-non-isa)

riscv-non-isa

Stars
3,023
Global Org. Rank 6,973 (Top 3 %)
Registered over 3 years ago
Most used languages

Makefile 53.6 %

C
17.9 %

TeX
14.3 %

Python
7.1 %

HTML
3.6 %

Assembly
3.6 %
Location 🇨🇭 Switzerland
Country Total Rank 129
Country Ranking

Makefile 1

Assembly
3

TeX
18

C
40

Python
97

HTML
318

riscv-asm-manual

RISC-V Assembly Programmer's Manual

riscv-elf-psabi-doc

A RISC-V ELF psABI Document

riscv-arch-test

riscv-sbi-doc

Documentation for the RISC-V Supervisor Binary Interface

rvv-intrinsic-doc

riscv-toolchain-conventions

Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains

riscv-trace-spec

RISC-V Processor Trace Specification

riscv-c-api-doc

Documentation of the RISC-V C API

riscv-device-tree-doc

RISC-V Specific Device Tree Documentation

riscv-iommu

Non-ISA IOMMU specification developed by the IOMMU TG.

riscv-brs

The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSVs) to interoperate with one another by providing expectations for the Operating System (OS) to utilize in acts of device discovery, system management, and other rich operations provided in this specification.

riscv-ap-tee

This repo holds the work area and revisions of the RISC-V AP-TEEI specification. This specification defines the programming interfaces (ABI) to support a scalable confidential compute architecture for RISC-V application-processor platforms.

riscv-semihosting

tg-nexus-trace

RISC-V Nexus Trace TG documentation and reference code

riscv-uefi

riscv-arch-test-reports

riscv-security-model

RISC-V Security Model

riscv-acpi

riscv-ap-tee-io

This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory as well as MMIO, removing the dependence on para-virtualized I/O.

riscv-server-platform

The RISC-V Server Platform specification defines a standardized set of hardware and sofware capabilities, that portable system software, such as operating systems and hypervisors, can rely on being present in a RISC-V server platform.

riscv-rvm-csi

RVM-CSI (RISC-V eMbedded - Common Software Interface) aims to provide a source-level portability layer providing a simplified transition path between different microcontrollers based on RISC-V. This repo contains the specification documentation, and language-specific source files for implementing the API (initially, C header files).

riscv-swi

RISC-V Software Interrupts Specification

riscv-acpi-ffh

The repo will be used to hold the draft non-ISA RISC-V ACPI Functional Fixed Hardware (FFH) specification

server-soc-ts

Test suite for Server SoC

e-trace-encap

E-Trace Encapsulation Specification

riscv-rpmi

RISC-V Platform Management Interface Specification. OS-agnostic messaging interface for system management and control

riscv-acpi-rimt

RISC-V ACPI I/O Mapping Table Specification

riscv-cbqri

This repo holds the work area and revisions of a QoS register interface for caches and memory controllers specification. The QoS register interface is a non-ISA specification that supports configuring resource allocations to applications and monitoring the resource usage by applications.

server-soc

The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate releases of the specification on milestones. Further downstream this repo will be used to release specifications for public review.