• Stars
    star
    1
  • Language Verilog
  • Created about 4 years ago
  • Updated about 4 years ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

This repository contains a custom processor and an UART transceiver build using Verilog for the task of image downsampling