robinsonb5/CtrlModuleTutorial robinsonb5/CtrlModuleTutorial

  • Stars
    star
    4
  • Rank 3,304,323 (Top 66 %)
  • Language VHDL
  • Created almost 10 years ago
  • Updated over 9 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
robinsonb5/CtrlModuleTutorial
github

robinsonb5

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

A project demonstrating how to add a control CPU and On-screen Display to an FPGA core.

More Repositories

1

ZPUFlex

A highly-configurable and compact variant of the ZPU processor core
VHDL
32
star
2

DeMiSTify

Code to support porting MiST cores to other boards.
VHDL
30
star
3

OneChipMSX

A port of the OneChipMSX project to the Turbo Chameleon 64 and in time, hopefully other boards, too.
VHDL
27
star
4

TG68_MiniSOC

A system-on-chip project based around Tobias Gubener's TG68k softcore processor
C
17
star
5

ZPUDemos

Tutorial and test projects for the ZPUFlex core.
C
11
star
6

SegaToCD32

A PSOC4-based project for interfacing 6-button Sega megadrive pads to the Amiga CD32
Verilog
8
star
7

FPGAToolchainQuirks

Documentation, demo cases and workarounds for FPGA toolchain quirks.
6
star
8

EightThirtyTwoDemos

Demo projects for the EightThirtyTwo CPU
C
5
star
9

Minimig_Firmware

Shared firmware repository for Minimig variants
C
4
star
10

ArcadePorts

Ports of MiST Arcade cores to the Turbo Chameleon 64
VHDL
4
star
11

Vampire500

Experimental core for the Vampire 500 prototype Amiga accelerator project
VHDL
4
star
12

WS2812B

Driving a string of WS2812B LEDs using ZPUFlex
VHDL
4
star
13

Next186_SoC

A fork of Nicolae Dumitrache's Next186_Soc project, aiming to simplify setup by loading BIOS from SD Card, and ultimately adding support for disk images.
Verilog
4
star
14

minimig_c3

Minimig ported to a generic Cyclone III board, with the intention of creating a multi-target repo
Verilog
4
star
15

ZPUSim

Yes, another ZPU Simulator
C++
4
star
16

ZPUTest

Experiments with the ZPU processor core
C
4
star
17

IceSugar-Pro_Tests

Somewhere to place some test / demo projects as I explore the use of Yosys / Trellis / NextPnR with IceSugar-Pro
VHDL
4
star
18

JTAGDemo

A demonstration of controlling a core remotely over JTAG
Verilog
4
star
19

chameleon-modules

VHDL
3
star
20

SDRAMStressTest

Uses the SDRAM controller from TurboGrafx16 to give an SDRAM chip a heavy workout.
Verilog
2
star
21

MinimigFirmwareBackport

An early version of the MiST firmware backported to the original Minimig.
C
1
star
22

SDRAMTest

A ZPU-based test rig for the SDRAM on FPGA dev boards
VHDL
1
star
23

DACTests

Some Verilator-based testbenches for audio DACs
Verilog
1
star