• Stars
    star
    2
  • Language
  • License
    MIT License
  • Created over 4 years ago
  • Updated about 4 years ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

SublimeText (highlighting) plugin for working with Xilinx Vivado files (tcl, xdc, etc)

More Repositories

1

awesome-canbus

πŸš› Awesome CAN bus tools, hardware and resources for Cyber Security Researchers, Reverse Engineers, and Automotive Electronics Enthusiasts.
1,990
star
2

awesome-embedded-software

🌠 List of software (HW interfaces, libs, protocols, etc) specifically suitable for resource-constrained Embedded Systems (low-memory and low-power) like 8-bit, 16-bit and 32-bit microcontrollers.
725
star
3

awesome-automotive-can-id

🚜 Collect of CAN IDs and its payloads for various car brands/models in one place. Might be useful for Cyber Security Researchers, Reverse Engineers, and Automotive Electronics Enthusiasts.
518
star
4

awesome-linbus

πŸš› An awesome LIN bus tools, hardware and resources. It helps a reverse engineering LIN bus devices with lightly specializing in automotive embedded controller software and communication understanding.
143
star
5

awesome-fpga-boards

🏧 Second life for FPGA boards which can be repurposed to DYI/Hobby projects ...............................................................................................
86
star
6

eda-scripts

Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)
Shell
26
star
7

mastering-fpgasic-book

πŸ“– Mastering FPGASIC Book
18
star
8

asic-pinout-drawer

Simple pin assignment generator for IC case
PHP
15
star
9

GOST-28147-89

Verilog HDL implementation of the GOST 28147-89 β€” a Soviet and Russian government standard symmetric key block cipher
Verilog
14
star
10

raspberrypi-recipes

Collection of practice recipes for RPi
12
star
11

hdl-secded-producer

MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.
MATLAB
11
star
12

GOST-R34.12-2015

Verilog HDL implementation of the GOST R34.12-2015 β€” a fresh Russian government standard symmetric key block cipher.
Verilog
9
star
13

GNSS-verilog-signal-simulator

GNSS Signal Generator writen on Verilog HDL for SDR platform (currently BladeRF)
SystemVerilog
8
star
14

dotfiles

.files from my homebrewed CentOS 7 | Ubuntu 18.04
Shell
7
star
15

awesome-nRF5

nRF5xxxx family
5
star
16

awesome-stm8

STM8 awesome list
4
star
17

iDoka.github.io

iDoka's web page on Github
4
star
18

hdl-stuff

HDL things for FPGA and ASIC
4
star
19

xiaomi-m365

Shell
3
star
20

verilog.sublime-package

Verilog/SV syntax for SublimeText
3
star
21

volvo-p3-knowledge-base

My knowledge base for Volvo Platform 3 models (XC60, XC70, V70, S60, V60, S80)
3
star
22

digikey-cool-stuff

Collection of scripts related to DigiKey
PHP
3
star
23

awesome-nRF5x

nRF51|nRF52 useful resources
2
star
24

Dell-Latitude-E7470

Linux and Dell Latitude E7470 story and fixed issues
2
star
25

iDoka

Config files for my GitHub profile
2
star
26

script-dope

Collect of my scripts
2
star
27

HDL-Coding-Style-Standards

Collection of Coding Style Standards for Verilog and VHDL
2
star
28

russian-semiconductor-companies

List of Semiconductor companies in Russia
2
star
29

statistics-acquisition-module

Statistics Acquisition Module on Verilog
1
star
30

technical-writing

Technical writing related matters
Shell
1
star
31

oshw-stuff

Some OSHW matters
1
star