• Stars
    star
    8
  • Rank 2,099,232 (Top 42 %)
  • Language VHDL
  • License
    MIT License
  • Created over 8 years ago
  • Updated about 6 years ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Floating point FP23 core on VHDL. For Xilinx FPGAs. Include base converters and some math functions.

More Repositories

1

dsp-theory

Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.
Jupyter Notebook
981
star
2

hagrid

HAnd Gesture Recognition Image Dataset
Python
582
star
3

easyportrait

EasyPortrait - Face Parsing and Portrait Segmentation Dataset
Python
237
star
4

coursera_ml_da_specialization

Coursera Specialization: Machine Learning and Data Analysis (Yandex & MIPT)
Jupyter Notebook
183
star
5

chaospy

Chaotic attractors with python (Lorenz, Rossler, Rikitake etc.)
Python
93
star
6

hh_research

Автоматизация поиска и исследования вакансий с сайта hh.ru (Headhunter) с помощью методов Python. Классификация данных, поиск статистических параметров.
Jupyter Notebook
86
star
7

intfftk

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
VHDL
76
star
8

slovo

Slovo: Russian Sign Language Dataset and Models
Python
61
star
9

fp23fftk

Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).
VHDL
54
star
10

tcl_for_fpga

TCL scripts for FPGA (Xilinx)
Tcl
31
star
11

math

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
MATLAB
26
star
12

github_backup

GitHub saver for stargazers, forks, repos
Python
26
star
13

dsppy

Python Digital signal processing (DSP) modules
Python
19
star
14

adc_configurator

ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)
VHDL
12
star
15

coursera_deep_learning_ai

Coursera Specialization: Deep Learning (Andrew Ng, deeplearning.ai)
Jupyter Notebook
12
star
16

blackman_harris_win

Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CORDIC like as DDS (sine / cosine generator)
VHDL
9
star
17

fp32_logic

Floating point FP32 core HDL. For Xilinx FPGAs. Include base converters and some math functions.
VHDL
8
star
18

kapitanov.github.io

CV. Kapitanov Alexander. Deep Learning Engineer, Ex. Lead FPGA developer.
6
star
19

intfft_spdf

Integer (Scaled / Unscaled) Radix-2 Single Path Delay Feedback (SPDF) FFT / IFFT cores
VHDL
5
star
20

Stupid_watch

LCD1602 and timer (DS1302) on Xilinx FPGA
VHDL
5
star
21

Chaotic_Attractors

Four Chaotic Attractors in MATLAB (Lorenz, Rossler, Nose-Hoover, Rikitake)
4
star
22

pre_commit_hooks

Simple Python project for testing pre-commit hooks
Shell
3
star
23

hagrid-models

Hand classifiers & detectors for HaGRID
Python
2
star
24

dspbash

Useful bash scripts for saving time while using your repositories
Shell
2
star
25

MinesweeperFPGA

Minesweeper project for FPGA
VHDL
2
star
26

fpga_heart

Simple project on Xilinx FPGA (Spartan3e) and LED8x8. Gift to my wife on Women's Day. 8/3/17.
VHDL
1
star