feipenghhq/verilog-misc-ip feipenghhq/verilog-misc-ip

  • Stars
    star
    1
  • Language Verilog
  • License
    MIT License
  • Created about 3 years ago
  • Updated about 3 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
feipenghhq/verilog-misc-ip
github

feipenghhq

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

miscellaneous ip written in verilog

More Repositories

1

AppleRISCV

A RISCV CPU written in Spinalhdl.
Scala
5
star
2

Verilog-Design-Example

Writing my own Verilog code for the book <Advanced Chip Design Practical Examples in Verilog>
SystemVerilog
5
star
3

FPGA-Utils

FPGA Utility
Tcl
1
star
4

verilog-amba-bus

AMBA (AHB/APB) related IP written in Verilog
Python
1
star
5

verilog-uart

Uart IP written in Verilog
Verilog
1
star
6

pycsr

Control and Status Register (CSR) using python
Python
1
star
7

spinalhdl-mcu-ip

Verilog
1
star
8

FPGA-BUS

Various bus design for FPGA projects
SystemVerilog
1
star