debtanu09/fmultiplier debtanu09/fmultiplier

  • Stars
    star
    4
  • Rank 3,304,323 (Top 66 %)
  • Language Verilog
  • License
    MIT License
  • Created over 4 years ago
  • Updated over 4 years ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
debtanu09/fmultiplier
github

debtanu09

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

This is the verilog implementation of IEEE 754 32 bit floating point multiplier

More Repositories

1

systolic_array_matrix_multiplier

This is a verilog implementation of 4x4 systolic array multiplier
Verilog
28
star
2

my8085

This is the Verilog code for 8085 microprocessor with limited (18) number of instructions
Verilog
7
star
3

des_crypto

This is the verilog implementation of DES cryptography
Verilog
1
star
4

customrisc

This is the Verilog implementation of custom RISC ISA
Verilog
1
star
5

fpga_counter_spartan6

FPGA implementation of up / down BCD counter
Verilog
1
star
6

booth_multiplier

Verilog Implementation of completely parameterized booth multiplier
Verilog
1
star
7

ee705-floating-point-multiplier

This is a repository containing all the Quartus and NIOS II simulation files and the testcases for EE705 course
Verilog
1
star