Askartos/RV32IM-CoreMark Askartos/RV32IM-CoreMark

  • Stars
    star
    8
  • Rank 2,099,232 (Top 42 %)
  • Language
    C
  • License
    Other
  • Created about 4 years ago
  • Updated over 1 year ago
Twitter logo Share LinkedIn logo Share Facebook logo Share
Askartos/RV32IM-CoreMark
github

Askartos

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

Compiling setup to run Coremark on baremetal riscv cores

More Repositories

1

SPI-Register-Access-Controller

Here you can find the RTL for a SPI+Register bank controller which can be used to test stand-alone Analog/Digital IP
Verilog
4
star
2

Differential-SAR-ADC-Matlab-model

MATLAB
3
star
3

fossiAES

Free and open source silicon implementation of Advanced Encryption Standard (AES)
Verilog
1
star