Stefan Kristiansson (@skristiansson)
github

skristiansson

Twitter logo Share LinkedIn logo Share Facebook logo Share
  • Stars
    star
    133
  • Global Rank 168,467 (Top 6 %)
  • Followers 62
  • Registered about 13 years ago
  • Most used languages
    C
         57.1 %
    Verilog     28.6 %
    C++
         14.3 %
  • Location 🇫🇮 Finland
  • Country Total Rank 769
  • Country Ranking
    Verilog     2
    C
         131
    C++
         233

Top repositories

1

i2s

i2s core, with support for both transmit and receive
Verilog
24
star
2

wb_sdram_ctrl

SDRAM controller with multiple wishbone slave ports
Verilog
23
star
3

ar100-info

C
13
star
4

llvm-or1k

LLVM backend for OpenRISC 1000
C++
13
star
5

diila

A Device Independent Integrated Logic Analyzer
Verilog
10
star
6

clang-or1k

Clang for OpenRISC 1000
C++
9
star
7

compiler-rt-or1k

"compiler-rt" Runtime Library with OpenRISC 1000 support
C
5
star
8

or1k-src

OpenRISC 1000 port for sourceware.org's src tree (binutils, gdb, newlib, etc.)
C
5
star
9

eco32-linux

Linux port for the ECO32 architecture.
C
2
star
10

eco32-sim

Functional simulator for eco32, from http://opencores.org/project,eco32
C
2
star
11

eco32-gcc

gcc backend for eco32. "Forked" from https://codeinbarrels.net/jens/egg/src/egg-0.0.5.tar.bz2 and updated to gcc 4.8.1
C
1
star
12

grabber

Redirects stdin to stdout while grabbing mouse/keyboard input
C
1
star
13

sublime

Subtractive synthesizer core
C
1
star
14

eco32f

Pipelined version of the eco32 CPU architecture implemented in verilog
Verilog
1
star