Shreyanshu Kumar (@shreyanshukumar)
github

shreyanshukumar

Twitter logo Share LinkedIn logo Share Facebook logo Share
  • Stars
    star
    2
  • Global Rank 2,219,069 (Top 77 %)
  • Followers 6
  • Following 2
  • Registered about 7 years ago
  • Most used languages
    Verilog     50.0 %
    VHDL     50.0 %
  • Location <UNKNOWN>
  • Country Total Rank 4,663

Top repositories

1

Introduction-to-VLSI-Design-EEL316

Verilog
Verilog
1
star
2

Design-and-System-Lab-EEP305

This course is about Digital Design and implementing designs using VHDL
VHDL
1
star