Arch Lab. in Tokyo Institute of Technology (@ridecore)
github

ridecore

Twitter logo Share LinkedIn logo Share Facebook logo Share
  • Stars
    star
    258
  • Global Rank 100,643 (Top 4 %)
  • Followers 23
  • Registered over 8 years ago
  • Most used languages
    Verilog     100.0 %
  • Location 🇯🇵 Japan
  • Country Total Rank 2,255
  • Country Ranking
    Verilog     2

Top repositories

1

ridecore

RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
Verilog
264
star